WO2013025221A1 - Connexion d'emplacements d'extension - Google Patents

Connexion d'emplacements d'extension Download PDF

Info

Publication number
WO2013025221A1
WO2013025221A1 PCT/US2011/048286 US2011048286W WO2013025221A1 WO 2013025221 A1 WO2013025221 A1 WO 2013025221A1 US 2011048286 W US2011048286 W US 2011048286W WO 2013025221 A1 WO2013025221 A1 WO 2013025221A1
Authority
WO
WIPO (PCT)
Prior art keywords
bus
interconnect
chip
interconnect bus
expansion
Prior art date
Application number
PCT/US2011/048286
Other languages
English (en)
Inventor
Chin-Yu Wang
Original Assignee
Hewlett-Packard Development Company, L.P.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett-Packard Development Company, L.P. filed Critical Hewlett-Packard Development Company, L.P.
Priority to PCT/US2011/048286 priority Critical patent/WO2013025221A1/fr
Priority to US14/233,970 priority patent/US9524262B2/en
Publication of WO2013025221A1 publication Critical patent/WO2013025221A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/18—Packaging or power distribution
    • G06F1/183—Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/185—Mounting of expansion boards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026—PCI express

Definitions

  • PCI Peripheral Component Interconnect
  • PCIe PCI Express
  • AGP Accelerated Graphics Port
  • adapter cards can be used by adapter cards to provide graphics, network connections, audio, etc.
  • FIG. 1 is a block diagram of a device capable of rerouting interconnect buses to expansion slots, according to one example
  • FIG. 2 is a block diagram of a computing device capable of rerouting Peripheral Component Interconnect buses, according to one example
  • FIG. 3 is a flowchart of a method for connecting an interconnect bus to an expansion slot based on a control signal, according to one example.
  • FIG. 4 is a flowchart of a method for rerouting interconnect buses to expansion slots based on control signals, according to one example.
  • computing devices include various types of connections to expand the capabilities of the computing devices. These connections can be connected to a processor via one or more chipsets on one side and one or more hardware devices via buses (e.g., a PCI bus, a PCIe bus, an AGP bus, etc.) on the other side.
  • the hardware devices can include expansion cards as well as integrated circuits that are fitted into the system board.
  • the expansion cards can be connected to a bus via an expansion slot or connector.
  • a PCIe bus is used, however, it is contemplated that other buses can be used.
  • a PCIe bus is a computer expansion subsystem that transfers data between components inside a computer.
  • a PCIe bus can also conform to one or more PCI Express standards, for example, the PCI Express 3.0 specification.
  • the PCIe slots can be a standard size for desktop computers or laptop devices (e.g., ExpressCard) or a non-standard size.
  • As an interconnect bus PCIe devices communicate via a logical connection named a link or interconnect.
  • a link is a point-to-point communication channel between two PCIe ports/interfaces.
  • PCIe devices can communicate via lanes.
  • a lane includes a transmit and receive pair of differential lines. Multiple lanes can be used to transmit information between a chipset and a hardware device.
  • PCIe controllers can be located on multiple chips of a computing device.
  • a PCIe controller can be located on a Northbridge and on a Southbridge.
  • the Northbridge is a chip directly connected to a processing core (e.g., one or more central processing units (CPUs)) while the Southbridge is connected to the processing core via another chipset (e.g., the Northbridge).
  • the Northbridge can include a memory controller that provides access to memory (e.g., Random Access Memory (RAM)).
  • RAM Random Access Memory
  • the Northbridge in certain embodiments, can also be integrated into a processor chip including one or more cores of the computing device.
  • PCIe executing on the Northbridge may be faster than PCIe executing on the Southbridge.
  • a fast PCIe card such as a graphics card, a network card (e.g., a Gigabit Ethernet adapter), a storage adapter card (e.g., a Fibre Channel adapter, a hard driver controller card, etc.), or the like, is connected to the Northbridge.
  • the number of PCIe buses or lanes available at the Northbridge may be limited compared to the number of fast cards a user may wish to use with the computing device.
  • a single device or a set of devices may have access to the controller on the Northbridge, while other devices would receive slower speed access via the Southbridge.
  • a user may wish to have access to choose which of the cards to associate with the Northbridge.
  • various embodiments disclosed herein relate to selectively connecting an interconnect bus associated with the Northbridge to a first expansion card/slot at a first time and a second expansion card/slot at another time.
  • a graphics card can be routed to the Northbridge for better visual performance while at other times, network cards and/or storage cards can be routed to the Northbridge to provide better network performance at other times.
  • This can be accomplished by using a switch to connect the bus of the Northbridge to one of a plurality of expansion slots/devices. Further, this can be accomplished by connecting one or more buses of the Southbridge to the switch or another switch that can connect the buses to the expansion slots/devices.
  • a user need not open the computing device chassis and physically switch expansion cards to perform the same functionality.
  • FIG. 1 is a block diagram of a device capable of rerouting interconnect buses to expansion slots, according to one example.
  • the device 100 may be, for example, a workstation, a desktop computer, a notebook computer, a slate computing device, or any other computing device.
  • the device 100 includes a first chip 102 that includes a bus controller 104 that controls a first interconnect bus.
  • the device 100 also includes a second chip 106 that includes another bus controller 108 that controls a second interconnect bus.
  • the interconnect buses can be parallel (e.g., PCI or PCI-X buses) or serial (e.g., PCIe bus). Additional interconnect buses (e.g., a third interconnect bus) can be included and controlled by one of the bus controllers.
  • the interconnect buses can connect to a switch 1 10 that can selectively connect the respective interconnect buses to one or more expansion slots 1 12a - 1 12n and/or hardware devices.
  • the interconnect buses can be used to connect one or more peripheral devices to a processor of the device 100.
  • the processor may be at least one central processing unit (CPU), at least one semiconductor-based microprocessor, at least one graphics processing unit (GPU), other hardware devices suitable for retrieval and execution of instructions stored in a machine- readable storage medium, or combinations thereof.
  • the processor may include multiple cores on a chip, include multiple cores across multiple chips, or a combination thereof.
  • the processor may fetch, decode, and execute instructions to implement tasks.
  • the processor may include at least one integrated circuit (IC), other control logic, other electronic circuits, or combinations thereof that include a number of electronic components for performing the functionality of instructions.
  • IC integrated circuit
  • a machine-readable storage medium may be any electronic, magnetic, optical, or other physical storage device that contains or stores executable instructions.
  • machine-readable storage medium may be, for example, Random Access Memory (RAM), an Electrically Erasable Programmable Readonly Memory (EEPROM), a storage drive, a Compact Disc Read Only Memory (CD-ROM), and the like.
  • RAM Random Access Memory
  • EEPROM Electrically Erasable Programmable Readonly Memory
  • CD-ROM Compact Disc Read Only Memory
  • the machine-readable storage medium can be non-transitory.
  • machine-readable storage medium may be encoded with a series of executable instructions for selectively connecting the interconnect buses to hardware devices.
  • the first chip 102 and the second chip 106 can be connected to each other via another bus.
  • This bus can be based on a standard or be a proprietary interface, for example, a Direct Media Interface (DMI), a Hub interface, an Enterprise Southbridge Interface (ESI), etc.
  • DMI Direct Media Interface
  • ESO Enterprise Southbridge Interface
  • the switch 1 10 couples the first interconnect bus with a first expansion slot 1 12a. This coupling can be based on a control signal received at the switch 1 10. As such any of expansion slots 1 12a - 1 12n can be connected to the first interconnect bus.
  • the control signal can be received from another controller or logic.
  • BIOS Basic Input Output System
  • the switch 1 10 can couple the first interconnect bus with other expansion slots 1 12.
  • the switch 1 10 may connect the second interconnect bus, the third interconnect bus, or the like with one or more of the expansion slots 1 12a - 1 12n. As such, the switch can be configured to connect the second interconnect bus to a second one of the expansion slots.
  • the second chip 106 can include a third interconnect bus, where the switch 1 10 can connect the third interconnect bus to another one of the expansion slots 1 12.
  • the buses can be connected in a manner such that each bus is connected to one expansion slot 1 12 or no expansion slot 1 12. Depending on the type of bus, this can be used to ensure that multiple buses are not attempting to communicate with the same expansion slot 1 12.
  • the switch 1 10 can be implemented using one or more multiplexers and/or demultiplexers.
  • the first chip 102 can be a Northbridge. Further, the first chip 102 can include a memory controller. As noted above, a memory controller on the first chip 102 can increase the performance of the first interconnect bus. Moreover, the first chip 102 can be directly coupled to a central processing unit of the device 100. This can allow for the first interconnect bus to be faster than buses connected via the second chip 106 because of a more direct connection. This direct connection can further reduce any latency caused by interacting with the second chip 106. Additionally or alternatively, the first chip 102 can include the central processing unit and/or multiple cores of processors, further increasing the performance of the bus.
  • selectively connecting an interconnect bus to one or more expansion slots 1 12 means that the expansion slot that the interconnect bus is connected to can be changed. This can occur dynamically (e.g., via a PCI Hot-Plug system) or during boot of the device 100.
  • the BIOS can be set in a manner such that when the device 100 is booted at a particular time or time frame, a different control signal will be sent to the switch.
  • the devices can be shut down and then the switch can change the bus paths.
  • the buses include data and/or communications channels. In these examples, other signals, such as power, need not be rerouted.
  • the switch 1 10 can control the routing of one or more lanes controlled by the respective bus controllers 104, 108.
  • a user can install multiple devices into the expansion slots 1 12a - 1 12n and can change the routing of the devices without changing the installation of cards using the expansion slots 1 12a - 1 12n.
  • the user can put a graphics card in one expansion slot 1 12a and a fast network card in another expansion slot 1 12n.
  • the user can select to have the graphics card connected to the first interconnect bus for a portion of time and have the fast network card or another card connected to the first interconnect bus for other portions of time.
  • FIG. 2 is a block diagram of a computing device capable of rerouting Peripheral Component Interconnect buses, according to one example.
  • the computing device 200 includes a processor 210, a Northbridge chip 212, a Southbridge chip 214, memory 216, a control unit 218, multiplexers and/or demultiplexers (Mux Demux) 220, 222, and a plurality of PCIe slots 224a - 224n.
  • the processor(s) 210 can include one or more CPUs or cores. Further, in certain examples, the processor 210 can be included as part of the Northbridge chip 212 and/or may include the Northbridge chip operations on the processor 210.
  • the Northbridge chip 212 can include one or more memory controllers 226.
  • a memory controller is a digital circuit that manages a data flow between the processor(s) 210 and the main memory 216.
  • the Northbridge chip 212 can include a PCIe controller 228.
  • the PCIe controller 228 can be selectively connected to one of the PCIe slots 224 based on input from a control unit 218.
  • the Southbridge chip 214 can be connected to the Northbridge chip 212 via another bus, for example, a Direct Media Interface (DMI), a Hub interface, an Enterprise Southbridge Interface (ESI), or the like.
  • the Southbridge chip 214 can include another PCIe controller 230.
  • the Southbridge chip 214 can also include other I/O controllers and/or other logic.
  • the Southbridge chip 214 can include a Serial Advanced Technology Attachment (SATA) controller and/or a Redundant Array of Independent Disks (RAID) controller 232, a Universal Serial Bus (USB) 234 controller, a flash controller 236 to control flash memory, etc.
  • SATA Serial Advanced Technology Attachment
  • RAID Redundant Array of Independent Disks
  • USB Universal Serial Bus
  • the PCIe controller 230 of the Southbridge chip 214 can include one or more buses that can also be respectively connected the PCIe slots 224a - 224n based on a control signal from the control unit 218.
  • the buses of the Northbridge PCIe controller 228 and the Southbridge PCIe controller 230 can each be connected to at least one Mux Demux 220, 222.
  • PCIe slots 224 are connections between PCIe buses and hardware devices (e.g., a graphics card, a network card, etc.).
  • PCIe slots can be compatible with one or more PCIe standard versions. Further, the PCIe slots can be in different form factors.
  • a standard slot may include a x1 , x2, x4, x8, x16, x32, etc. form factor.
  • the form factor can be smaller, for example, to provide for a PCIe Mini Card and/or ExpressCard.
  • the Mux Demux 220, 222 is connected to the PCIe buses as well as the PCIe slots 224, a control signal from the control unit 218 can be used to control which PCIe slot(s) 224a - 224n is associated with the Northbridge PCIe controller 228 and which PCIe slot(s) are associated with the Southbridge PCIe controller 230.
  • the Mux/Demux 220, 222 can dynamically select one of the PCIe slots 224 (e.g., connectors) to connect the bus associated with the Northbridge PCIe controller 228 based on the control input received by the control unit 218.
  • the control unit 218 can be implemented using control logic (e.g., output from a processor/controller, a Field-Programmable Gate Array (FPGA), a Complex Programmable Logic Device (CPLD), combinations thereof, etc.). Further, the control unit 218 can be part of a BIOS and/or a Hot-Plug system. A Hot-Plug system can be used to dynamically change which PCIe slot 224a - 224n is connected to the Northbridge PCIe controller 228. As noted, a PCIe hardware device connected to the Northbridge PCIe controller 228 can have a better performance rating than one connected via the Southbridge chip 214.
  • control logic e.g., output from a processor/controller, a Field-Programmable Gate Array (FPGA), a Complex Programmable Logic Device (CPLD), combinations thereof, etc.
  • the control unit 218 can be part of a BIOS and/or a Hot-Plug system.
  • a Hot-Plug system can be used to dynamically change which
  • the BIOS can have a setting in which the PCIe slots 224a - 224n are set up differently based on times (e.g., a first configuration between a working time period, a second configuration after hours, etc.), based on user input, or the like.
  • the control unit 218 can be used to control the Mux/Demux 220, 222. Further, the control unit 218 can send signals in a manner such that the individual PCIe buses associated with the chips can be routed to one or more of the PCIe slots 224. As such, the Mux Demux can dynamically select, based on the control unit input, which of the PCIe slots 224 to connect to the PCIe buses. In certain examples, some of the PCIe slots 224 can be unconnected to one of the buses. In other examples, each of the PCIe slots 224 are connected to at least one of the PCIe controllers 228, 230. Moreover, as noted above, the Mux Demux 220, 222 can receive another control input from the control unit 218.
  • the Mux/Demux 220, 222 can select another one of the PCIe connectors to associate with the Northbridge PCIe controller 228 and/or the Southbridge PCIe controller 230.
  • the control unit 218 can be implemented as a General Purpose Input/Output (GPIO).
  • the GPIO can be powered by a standby power and/or an alternate source.
  • the current example is directed towards PCIe, however, it is contemplated that other buses can be implemented using this approach.
  • routing of some of the connections between the Mux/Demux 220, 222 and the PCIe slots 224 can be included within a chip (e.g., the Mux/Demux 220, 222).
  • a single Mux/Demux 220, 222 can be used for each of the PCIe controllers 228.
  • the Mux/Demux 220, 222 can be implemented as a switch.
  • delays within the Mux/Demux 220, 222 can be compensated by changes to path sizes between the Mux/Demux 220, 222 and the PCIe slots 224 and/or PCIe controllers 228, 230. Further, the connections between the Mux/Demux 220, 222 and each of the PCIe slots 224 can be the same routing distance or within a routing distance range. In certain examples, additional PCIe controllers can be used as well (e.g., connected via the Northbridge chip 212 and/or Southbridge chip 214).
  • FIG. 3 is a flowchart of a method for connecting an interconnect bus to an expansion slot based on a control signal, according to one example.
  • execution of method 300 is described below with reference to device 100, other suitable components for execution of method 300 can be utilized (e.g., computing device 200).
  • Method 300 may be implemented in the form of executable instructions stored on a machine-readable storage medium, and/or in the form of electronic circuitry.
  • Method 300 may start at 302 and proceed to 304, where a switch 1 10 receives a control input associating a first interconnect bus and a first one of a plurality of expansion slots 1 12a - 1 12n.
  • the first interconnect bus can be connected to a first interconnect bus controller chip (e.g., chip 102 including bus controller 104).
  • the control input can further associate a second interconnect bus and a second one of the expansion slots 1 12a - 1 12n.
  • the second interconnect bus can be connected to a second interconnect bus controller chip (e.g., chip 106 connected to bus controller 108).
  • the switch 1 10 can then connect the first interconnect bus to the first expansion slot based on the control signal (at 306).
  • the first expansion slot can be any one of the expansion slots 1 12a - 1 12n.
  • the second interconnect bus can be selectively connected to a second one of the expansion slots 1 12.
  • the first expansion slot and the second expansion slot are different.
  • additional buses can be used on one or more of the chips 102, 106 and/or on additional chips.
  • the switch 1 10 can be associated with configurations of which expansion slots 1 12 to associate with which bus controllers (e.g., based on a lookup table).
  • switch 1 10 can be implemented using one or more control logic chips (e.g., muxes, demuxes, CPLDs, FPGAs, etc.). Method 300 stops at 308. The switch 1 10 can continue to perform based on the routings associated with the control input or change based on a change to the control input.
  • control logic chips e.g., muxes, demuxes, CPLDs, FPGAs, etc.
  • FIG. 4 is a flowchart of a method for rerouting interconnect buses to expansion slots based on control signals, according to one example.
  • execution of method 400 is described below with reference to device 100, other suitable components for execution of method 400 can be utilized (e.g., computing device 200).
  • Method 400 may be implemented in the form of executable instructions stored on a machine-readable storage medium, and/or in the form of electronic circuitry.
  • Method 400 can start at 402 and be in a state where method 300 stopped 308. Method 400 can proceed to 404, where the switch 1 10 receives a second control input that associates the first interconnect bus with a second one of the expansion slots 1 12a - 1 12n.
  • the control input is received during a boot process of the device 100.
  • one control input is received at the switch 1 10 during boot and the switch 1 10 is configured at that time.
  • the control signal can be set at boot time (e.g., by a BIOS). Further, the BIOS can be used to change the setting.
  • the control input is received as part of a Hot-Plug process and change. The first one of the expansion slots can be shut down by software executing on a processor of the device 100.
  • the switch changes connectivity of the interconnect buses with the expansion slots based on the received control input.
  • the switch 1 10 disconnects the first interconnect bus from the first expansion slot.
  • the changed input control signal can be acknowledged at one or more times in a Hot-Plug system and/or acknowledged during a system boot and/or reboot. In various scenarios, the acknowledgement and action based on the changed input control signal can occur at different times.
  • the first interconnect bus can be connected to a second one of the expansion slots based on the received control input. Further, in this scenario, the received control input can associate a second interconnect bus with the first expansion slot. As such, the second interconnect bus can be connected to the first expansion slot. Then, at 408, the method 400 stops. Other computing processes can continue.
  • the switching of connectivity of interconnect buses to expansion slots can be because performance can be enhanced when an expansion card is connected to one interconnect bus controller chip than another. This can be because one of the interconnect bus controller chips includes a memory controller and/or has closer access to the processor.
  • performance of one or more expansion cards of a system can be improved based on location without need for physically moving the expansion cards.
  • a user may desire to have a video card connected to a faster performing expansion bus when the user is actively using the system.
  • a user/business entity may wish to have a fast Ethernet card or other I/O card (e.g., a storage card) connected to the faster performing expansion bus when the user is not actively using the system. This can occur, for example, if the entity would like to use the computing device as in a cluster during off hours.
  • a timing mechanism can be used to dynamically change the routing connections between expansion bus chips and expansion bus slots.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Bus Control (AREA)

Abstract

Des modes de réalisation données à titre d'exemple concernent la connexion sélective d'un bus d'interconnexion à un emplacement d'extension. Une première puce est connectée à un premier bus d'interconnexion. Une deuxième puce est connectée à un deuxième bus d'interconnexion. Un commutateur connecte de manière sélective le premier bus d'interconnexion à un emplacement d'une pluralité d'emplacements d'extension.
PCT/US2011/048286 2011-08-18 2011-08-18 Connexion d'emplacements d'extension WO2013025221A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/US2011/048286 WO2013025221A1 (fr) 2011-08-18 2011-08-18 Connexion d'emplacements d'extension
US14/233,970 US9524262B2 (en) 2011-08-18 2011-08-18 Connecting expansion slots

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2011/048286 WO2013025221A1 (fr) 2011-08-18 2011-08-18 Connexion d'emplacements d'extension

Publications (1)

Publication Number Publication Date
WO2013025221A1 true WO2013025221A1 (fr) 2013-02-21

Family

ID=47715339

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2011/048286 WO2013025221A1 (fr) 2011-08-18 2011-08-18 Connexion d'emplacements d'extension

Country Status (2)

Country Link
US (1) US9524262B2 (fr)
WO (1) WO2013025221A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9436234B1 (en) * 2013-09-30 2016-09-06 Emc Corporation Configurable system board
CN106030561B (zh) * 2014-02-28 2019-01-18 惠普发展公司，有限责任合伙企业 计算系统控制
US10296484B2 (en) 2015-12-01 2019-05-21 International Business Machines Corporation Dynamic re-allocation of computer bus lanes
US10102074B2 (en) 2015-12-01 2018-10-16 International Business Machines Corporation Switching allocation of computer bus lanes
WO2017131741A1 (fr) * 2016-01-29 2017-08-03 Hewlett Packard Enterprise Development Lp Dispositifs de bus d'extension
JP2019096007A (ja) * 2017-11-21 2019-06-20 富士ゼロックス株式会社 電子装置及び画像形成システム
US11379399B2 (en) 2018-06-05 2022-07-05 Hewlett-Packard Development Company, L.P. Route demultiplexed signal pairs
CN110347625B (zh) * 2019-09-06 2020-02-18 深圳市同泰怡信息技术有限公司 一种无线缆切换gpu拓扑的方法、装置以及设备
CN115048327B (zh) * 2022-06-14 2024-03-22 中国电子科技集团公司第五十八研究所 一种pcie转sata的桥接芯片

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030126346A1 (en) * 2001-12-31 2003-07-03 Kuo Sung H. Dynamic load balancing in a multi-bus computer system
US20060041703A1 (en) * 2004-08-18 2006-02-23 Asrock Incorporation Computer systems with multiple system configurations
US20070214301A1 (en) * 2006-03-10 2007-09-13 Inventec Corporation PCI-E Automatic allocation system
US20070234118A1 (en) * 2006-03-30 2007-10-04 Sardella Steven D Managing communications paths

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI284275B (en) * 2003-07-25 2007-07-21 Via Tech Inc Graphic display architecture and control chip set therein
US20060294279A1 (en) 2005-06-28 2006-12-28 Mckee Kenneth G Mechanism for peripheral component interconnect express (PCIe) connector multiplexing
US7669073B2 (en) * 2005-08-19 2010-02-23 Stratus Technologies Bermuda Ltd. Systems and methods for split mode operation of fault-tolerant computer systems
US7480757B2 (en) 2006-05-24 2009-01-20 International Business Machines Corporation Method for dynamically allocating lanes to a plurality of PCI Express connectors
US7836238B2 (en) 2006-12-19 2010-11-16 International Business Machines Corporation Hot-plug/remove of a new component in a running PCIe fabric
TW200910103A (en) 2007-08-29 2009-03-01 Inventec Corp Method for dynamically allocating link width of riser card

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030126346A1 (en) * 2001-12-31 2003-07-03 Kuo Sung H. Dynamic load balancing in a multi-bus computer system
US20060041703A1 (en) * 2004-08-18 2006-02-23 Asrock Incorporation Computer systems with multiple system configurations
US20070214301A1 (en) * 2006-03-10 2007-09-13 Inventec Corporation PCI-E Automatic allocation system
US20070234118A1 (en) * 2006-03-30 2007-10-04 Sardella Steven D Managing communications paths

Also Published As

Publication number Publication date
US20140223064A1 (en) 2014-08-07
US9524262B2 (en) 2016-12-20

Similar Documents

Publication Publication Date Title
US9524262B2 (en) Connecting expansion slots
US11016924B2 (en) System and method for supporting multi-mode and/or multi-speed non-volatile memory (NVM) express (NVMe) over fabrics (NVMe-oF) devices
US10114658B2 (en) Concurrent testing of PCI express devices on a server platform
US8601198B2 (en) Controllable transaction synchronization for merging peripheral devices
CN100444145C (zh) Pci express链路的动态重新配置
US11372790B2 (en) Redundancy in a PCI express system
US8711153B2 (en) Methods and apparatuses for configuring and operating graphics processing units
US20150347345A1 (en) Gen3 pci-express riser
CN101727430B (zh) 一种板卡的热插拔方法和装置
TW201721449A (zh) 於多重電纜ｐｃｉ快捷ｉｏ互連中實施電纜故障切換
CN104657317A (zh) 服务器
US11269803B1 (en) Method and system for processor interposer to expansion devices
WO2023273140A1 (fr) Appareil et procédé de transmission de signal, et dispositif informatique et support d'enregistrement
CN103268302B (zh) 一种接口扩展电路、接口扩展连接方法和嵌入式系统
CN115509985A (zh) 一种处理器的i/o控制器
CN113608934B (zh) 基于飞腾处理器的双冗余服务器
KR102635450B1 (ko) PCIe 장치 및 그 동작 방법
US7069360B2 (en) Method and apparatus for detecting a device's ability to run at a selected frequency in a PCI non-inhibit bus-connect mode
US20210124705A1 (en) Nand interface device to boost operation speed of a solid-state drive
CN111124960A (zh) 一种基于高速pci-e接口硬盘连接机构
TWI852755B (zh) 熱插拔控制系統
KR101587452B1 (ko) 디바이스 확장 기능을 갖는 확장형 멀티 디바이스 베이 시스템
US7467252B2 (en) Configurable I/O bus architecture
CN112269756A (zh) 一种多处理器系统共享存储系统的装置
US8788641B1 (en) Small form factor interface module

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11870948

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 14233970

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11870948

Country of ref document: EP

Kind code of ref document: A1