WO2011136212A1 - 論理回路エミュレータ及び論理回路エミュレータの制御方法 - Google Patents
論理回路エミュレータ及び論理回路エミュレータの制御方法 Download PDFInfo
- Publication number
- WO2011136212A1 WO2011136212A1 PCT/JP2011/060148 JP2011060148W WO2011136212A1 WO 2011136212 A1 WO2011136212 A1 WO 2011136212A1 JP 2011060148 W JP2011060148 W JP 2011060148W WO 2011136212 A1 WO2011136212 A1 WO 2011136212A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- subsystem
- sub
- circuit
- subsystems
- signal
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
- H03K19/17744—Structural details of routing resources for input/output signals
Definitions
- the present invention is based on the priority claim of Japanese patent application: Japanese Patent Application No. 2010-101910 (filed on April 27, 2010), the entire contents of which are incorporated herein by reference. Shall.
- the present invention relates to a logic circuit emulator and a logic circuit emulator control method, and more particularly to a logic circuit emulator including a plurality of subsystems and a logic circuit emulator control method.
- RTL Register Transfer Level
- a logic circuit emulator including a plurality of subsystems can be used. That is, a method of dividing the logic circuit into a plurality of sub-circuits and assigning each sub-circuit to each of the plurality of sub-systems is adopted.
- a circuit dividing tool provided by a CAD (Computer Aided Design) vendor can be used. After the designer inputs the verification target circuit to the circuit partitioning tool, the designer specifies which part of the verification target circuit is assigned to which of the plurality of subcircuits. Estimate the scale. Therefore, the circuit to be verified is divided into a plurality of sub-circuits so that the circuit scale can be mounted on each subsystem of the logic circuit emulator, and each of these sub-circuits is mounted on the subsystem of the logic circuit emulator. In this way, a large-scale logic circuit can be verified by the logic circuit emulator.
- CAD Computer Aided Design
- FIG. 16 is a block diagram showing a configuration of an emulation system using time-multiplexed interconnection described in Patent Document 1.
- FIG. 17 is a waveform diagram showing the operation of the emulation system using the time-multiplexed interconnection described in Patent Document 1.
- FIG. 18 is a block diagram showing the configuration of a virtual interconnection for the reconfigurable logic system described in Patent Document 2.
- FIG. 19 is a waveform diagram showing the operation of the virtual interconnection for the reconfigurable logic system described in Patent Document 2.
- Patent Documents 1 and 2 by using a clock for high-speed transfer with respect to the emulation clock and transferring signals between subsystems at a transfer speed higher than that of the emulation clock, The problem that the number of signal lines between systems is limited is solved.
- a logic circuit emulator when a verification target circuit is divided into a plurality of subsystems for verification, it is preferable to control the entire emulation clock consistently so that the verification target circuit operates while maintaining consistency. .
- FIG. 20 is a diagram showing an example of the configuration of a general logic circuit emulator 100 used in such a case.
- the logic circuit emulator 100 includes a plurality of subsystems A101 and B102, and verification is performed by dividing the logic circuit to be verified.
- the number of subsystems is two.
- the logic circuit emulator 100 includes subsystems A101 and B102, and an overall control circuit 990.
- the subsystem A101 includes a controller 301, a transfer signal holding unit 501, a sub circuit A201, and a transfer signal transmission unit 401.
- the controller 301 includes a clock control unit 931 and a transfer request output unit 321.
- the subsystem B102 includes a controller 302, a transfer signal holding unit 502, a subcircuit B202, and a transfer signal transmission unit 402.
- the controller 302 includes a clock control unit 932 and a transfer request output unit 322.
- the overall control circuit 990 includes a transfer request receiving unit 991 and a permission notification output unit 992.
- the sub-circuits A201 and B202 are obtained by dividing the verification target circuit to be verified by the designer into two sub-circuits and configuring them on the subsystems A101 and B102, respectively.
- the circuit to be inspected can be divided into a plurality of sub-circuits using a commercially available CAD tool or the like.
- the controllers 301 and 302 operate the divided verification target circuits while maintaining consistency by controlling the emulation clocks that operate the sub-circuits A201 and B202, respectively.
- the transfer signal transmission unit 401 transmits a transfer signal (an output signal of the sub circuit A 201 and an input of the sub circuit B 202) transmitted from the sub circuit A 201 assigned to the subsystem A 101 to the sub circuit B 202 assigned to the subsystem B 102. (Also a signal), and the received transfer signal is transmitted to the subsystem B102. On the contrary, the transfer signal transmission unit 402 transmits a transfer signal from the subsystem B102 side to the subsystem A101.
- the transfer signal holding unit 501 receives a transfer signal from the transfer signal transmitting unit 402 of the subsystem B102 and holds the received transfer signal as an input to the sub circuit A201 of the subsystem A101. Conversely, the transfer signal holding unit 502 receives a transfer signal from the transfer signal transmission unit 401 on the subsystem A 101 and holds it as an input to the verification target circuit 202 of the subsystem B 102.
- the transfer request output units 321 and 322 observe the output signals of the sub-circuits A201 and B202, respectively, and when the output signals change, make a transfer request to the overall control circuit 990 by the next clock cycle.
- the clock control units 931 and 932 receive the permission notification from the overall control circuit 990 and output the emulation clock during a period when the transfer signal is not being transmitted / received, and advance the states of the sub-circuits A201 and B202, respectively. On the other hand, the clock control units 931 and 932 perform control to stop the emulation clock during a period when the permission notification is not received or during transmission / reception of the transfer signal.
- the transfer request receiving unit 991 receives transfer requests from transfer request output units 321 and 322 respectively configured on the subsystems A101 and B102.
- the permission notification output unit 992 refers to the transfer request received by the transfer request receiving unit 991, and outputs a permission notification to all the subsystems when no transfer request is issued from any subsystem.
- the overall control circuit 990 stops all the subsystems and resumes the operation of the subsystems after the transfer is completed.
- logic circuit emulator 100 shown in FIG. 20 has the following problems.
- the speed of the emulation clock cannot be increased.
- the logic circuit emulator 100 shown in FIG. 20 when a signal for stopping the emulation clock during transfer is used, transfer requests from all the subsystems are collected, and the emulation clocks of all the subsystems are completed until all the transfers are completed.
- An overall control circuit 990 that distributes signals so as to stop is used.
- the wiring for collecting the transfer request signal from all the subsystems and the wiring for distributing the clock control signal to all the subsystems become long, so the emulation clock cannot be accelerated. .
- the emulation time cannot be shortened.
- the configuration of the logic circuit emulator 100 shown in FIG. 20 even if there is a subsystem that does not need to wait for transfer because there is no signal change, or a subsystem that completes transfer in a short time, The emulation clock stops until the transfer between all subsystems is complete. Therefore, even if there is a subsystem that can advance the emulation clock, the state cannot be advanced until the transfer between the subsystems requiring the longest time is completed, and the emulation time cannot be shortened.
- An object of the present invention is to provide a logic circuit emulator and a control method for the logic circuit emulator that solve such problems.
- a logic circuit emulator includes: A plurality of subsystems each provided with a plurality of sub-circuits obtained by dividing the circuit to be verified; Each of the plurality of subsystems outputs a permission notice permitting the other subsystems to proceed to the next emulation clock cycle depending on whether or not the state of the sub-circuit provided therein has progressed. Permission notification output section; If the signal that is output from the sub-circuit provided in itself and to be transmitted to the sub-circuit provided in another subsystem changes, it will be transferred to the other subsystem until the next emulation clock cycle.
- a transfer request output unit that outputs a transfer request for the signal; Provided to the sub-circuit provided in itself when the signal from the sub-circuit provided in the other subsystem is not transferred and when the permission notification is received from the other subsystem and the transfer request is not received.
- a clock control unit that outputs an emulation clock signal to the sub-circuit provided and advances the sub-circuit provided therein to the next emulation clock cycle.
- a logic circuit emulator is: A first subsystem provided with a first sub-circuit among a plurality of sub-circuits obtained by dividing the circuit to be verified; A second sub-system provided with a second sub-circuit for transmitting and receiving signals to and from the first sub-circuit, Each of the first subsystem and the second subsystem depends on whether or not the state of the sub-circuit provided in the first sub-circuit and the second sub-circuit has progressed.
- a permission notification output unit that outputs a permission notification that permits the system to proceed to the next emulation clock cycle; When a change in a signal transmitted from a sub-circuit provided in the first sub-circuit and the second sub-circuit to a sub-circuit provided in the counterpart subsystem is detected, the next emulation is detected.
- a transfer request output unit for outputting a transfer request for the signal by a clock cycle; When a permission notice is received from the other subsystem and a transfer request is not received, a clock signal is output to a sub-circuit provided in the first sub-circuit and the second sub-circuit. And a clock controller that advances the subcircuit to the next emulation clock cycle.
- a logic circuit emulator control method includes: A method for controlling a logic circuit emulator including a plurality of subsystems each provided with a plurality of subcircuits obtained by dividing a verification target circuit, Each of the plurality of subsystems outputs a permission notice permitting the other subsystems to proceed to the next emulation clock cycle depending on whether or not the state of the sub-circuit provided therein has progressed. Process, If the signal that is output from the sub-circuit provided in itself and to be transmitted to the sub-circuit provided in another subsystem changes, it will be transferred to the other subsystem until the next emulation clock cycle.
- the logic circuit emulator and the logic circuit emulator control method of the present invention it is possible to speed up the emulation clock in the logic circuit emulator including a plurality of subsystems.
- 1 is a block diagram illustrating a configuration of a logic circuit emulator according to a first embodiment. It is a block diagram which shows the structure of the logic circuit emulator which concerns on 2nd Embodiment.
- 6 is a flowchart illustrating an operation of a logic circuit emulator according to a second embodiment. 12 is a flowchart showing a part of the operation of the permission notification output unit 311 in the logic circuit emulator according to the second embodiment.
- 10 is a flowchart showing an outline of an operation of a permission notification output unit 311 in the logic circuit emulator according to the second embodiment. 10 is a flowchart showing an outline of an operation of a permission notification output unit 312 in the logic circuit emulator according to the second embodiment.
- 10 is a flowchart illustrating an outline of an operation when transfer is performed between subsystems in the second embodiment. It is a conceptual diagram which shows the whole operation
- FIG. 1 is a block diagram showing a configuration of an emulation system using a time-multiplexed interconnection described in Patent Document 1.
- FIG. 10 is a waveform diagram showing an operation of an emulation system using a time-multiplexed interconnection described in Patent Document 1.
- FIG. 10 is a block diagram which shows the structure of the virtual interconnection for the reconfigurable logic system described in patent document 2.
- FIG. FIG. 10 is a block diagram showing a configuration of an emulation system using a time-multiplexed interconnection described in Patent Document 1.
- FIG. 10 is a waveform diagram showing an operation of an emulation system using a time-multiplexed interconnection described in Patent Document 1.
- FIG. It is a block diagram which shows the structure of the virtual interconnection for the reconfigurable logic system described in patent document 2.
- FIG. 10 is a waveform diagram showing the operation of virtual interconnection for the reconfigurable logic system described in Patent Document 2. It is a block diagram which shows the structure of the logic circuit emulator in related technology. It is a conceptual diagram which shows operation
- a logic circuit emulator according to the first aspect is provided.
- the permission notification output unit is provided with a logic circuit emulator that determines that the state of the sub-circuit provided in itself is advanced when the clock control unit outputs an emulation clock signal. Is done.
- a logic circuit emulator in which the permission notification output unit and the clock control unit perform control that allows a shift in the emulation clock cycle between the first sub-circuit and the second sub-circuit.
- the permission notification output unit outputs a permission notification based on whether or not the state of the sub circuit provided in the first sub circuit and the second sub circuit has progressed.
- a logic circuit emulator is provided.
- the permission notification output unit determines whether the state of the sub circuit provided in the first sub circuit and the second sub circuit has progressed, and the clock control unit outputs the clock.
- a logic circuit emulator is provided that makes a determination based on whether or not the data has been output.
- the first subsystem and the second subsystem are counters that hold counts calculated from deviations in emulation clock cycles between the first subsystem and the second subsystem.
- a logic circuit emulator is further provided.
- a logic circuit emulator in which the counter holds a count obtained by adding 1 to the deviation of the emulation clock cycle.
- a logic circuit emulator in which the permission notification output unit outputs a permission notification when a count of 1 or more is stored in the counter.
- a logic circuit emulator control method according to the third aspect is provided.
- the deviation of the emulation clock cycle between subsystems is allowed as long as the consistency of the entire processing is maintained.
- a signal for controlling the emulation clock is transmitted / received only between subsystems provided with sub-circuits for transmitting / receiving signals. That is, according to the present invention, a single control circuit collects control signals from all the subsystems, and simplifies the wiring of the control signals as compared with the method of controlling the emulation clocks of all the subsystems. It can be shortened. Therefore, according to the logic circuit emulator and the logic circuit emulator control method of the present invention, the emulation clock can be speeded up.
- each subsystem independently controls the emulation clock.
- an input signal does not change, and a subsystem that is allowed to advance the emulation clock from all adjacent subsystems can advance the emulation clock regardless of whether or not there is a subsystem waiting for signal transfer. . Therefore, according to the logic circuit emulator and the control method of the logic circuit emulator according to the present invention, the emulation time can be shortened even if the frequency of the emulation clock is the same as that of the conventional logic circuit emulator. When the speed of the emulation clock is increased, the emulation time can be further shortened.
- FIG. 1 is a block diagram showing a configuration of a logic circuit emulator 10 according to the present embodiment.
- the logic circuit emulator 10 includes a plurality of subsystems provided with a plurality of subcircuits obtained by dividing the verification target circuit.
- FIG. 1 shows a case where the number of subsystems is two. Note that the number of subsystems is not limited to two.
- a logic circuit emulator 10 includes a first subsystem (subsystem A11) provided with a first subcircuit (subcircuit A21) included in a circuit to be verified, and a second subcircuit ( And a second subsystem (subsystem B12) provided with a subcircuit B22).
- the first subsystem (subsystem A11) and the second subsystem (subsystem B12) have permission notification output units 31, 32, transfer request output units 41, 42, and clock control units 51, 52, respectively.
- the permission notification output units 31 and 32 send the next emulation clock cycle to other subsystems depending on whether or not the state of the sub-circuits (sub-circuit A21 to sub-circuit B22) provided in itself has advanced. Output a permission notice that allows you to proceed.
- the transfer request output units 41 and 42 change signals that are output from sub-circuits (sub-circuit A21 to sub-circuit B22) provided therein and that are to be transmitted to sub-circuits provided in other subsystems. In this case, the signal transfer request is output to the other subsystem until the next emulation clock cycle.
- the emulation clock signal for the sub circuit provided in itself is controlled so as to advance the sub circuit provided in the next emulation clock cycle.
- the deviation of the emulation clock cycle between the subsystems is allowed within the range where the consistency of the entire processing is maintained.
- signals for controlling the emulation clock are transmitted / received only between subsystems provided with sub-circuits for transmitting / receiving signals. That is, according to the logic circuit emulator 10, a single control circuit collects control signals from all subsystems and controls emulation clocks of all subsystems (for example, the logic circuit emulator shown in FIG. 20). 100), control signal wiring can be simplified and shortened. Therefore, according to the logic circuit emulator 10 according to the present embodiment, the emulation clock can be speeded up.
- FIG. 2 is a block diagram showing a configuration of the logic circuit emulator 20 according to the present embodiment.
- the logic circuit emulator 20 includes subsystems A101 and B102.
- the logic circuit emulator 20 including two subsystems will be described.
- the present invention is not applied only to the case of including two subsystems, but to the case of including arbitrary plural subsystems. Can also be applied.
- the logic circuit emulator 20 has subsystems A101 and B102.
- the subsystem A 101 includes a controller 301, a transfer signal holding unit 501, a sub circuit A 201, and a transfer signal transmission unit 401.
- the controller 301 includes a clock control unit 331, a transfer request output unit 321, and a permission notification output unit 311.
- the subsystem B102 includes a controller 302, a transfer signal holding unit 502, a subcircuit B202, and a transfer signal transmission unit 402.
- the controller 302 includes a clock control unit 332, a transfer request output unit 322, and a permission notification output unit 312.
- the sub-circuits A201 and B202 are configured by dividing the verification target circuit that the designer intends to perform verification on the subsystems A101 and B102, respectively.
- the circuit to be inspected can be divided using a commercially available CAD tool or the like.
- the controllers 301 and 302 operate the divided verification target circuits while maintaining consistency by controlling the emulation clocks that operate the sub circuits A201 and B202, respectively.
- the transfer signal transmission unit 401 transfers from the sub circuit A201 assigned to the subsystem A101 to the subcircuit B202 assigned to the subsystem B102 (the output signal of the subcircuit A201 and the input of the subcircuit B202). And this transfer signal is transmitted to the subsystem B102. On the contrary, the transfer signal transmission unit 402 transmits a transfer signal from the subsystem B102 side to the subsystem A101.
- the transfer signal holding unit 501 receives a transfer signal from the transfer signal transmitting unit 402 of the subsystem B102 and holds the received transfer signal as an input to the sub circuit A201 of the subsystem A101. Conversely, the transfer signal holding unit 502 receives a transfer signal from the transfer signal transmission unit 401 of the subsystem A 101 and holds it as an input to the sub circuit B 202 of the subsystem B 102.
- the permission notification output units 311 and 312 transmit permission notifications that permit the progress of the operations of the sub-circuits A201 and B202 to the adjacent subsystems.
- the subsystem A and the subsystem B are adjacent to each other.
- the output of the sub circuit A 201 of the subsystem A is the input of the sub circuit B 202 of the subsystem B, or the output of the sub circuit B 202 of the subsystem B is In this state, at least one of the inputs of the sub circuit A201 of the subsystem A is satisfied.
- two adjacent subsystems are not necessarily physically close.
- the permission notification is transmitted from the permission notification output unit 311 of the subsystem A 101 to the clock control unit 332 of the subsystem B 102 and from the permission notification output unit 312 of the subsystem B 102 to the clock control unit 331 of the subsystem A 101.
- the permission notification output units 311 and 312 do not need to be built in the subsystems A301 and B302, respectively, and can be provided outside. However, in consideration of the wiring length, the permission notification output units 311 and 312 are preferably incorporated in the subsystems A301 and B302, respectively.
- the transfer request output units 321 and 322 observe the output signals of the sub-circuits A201 and B202, respectively, and when the output signals change, send transfer requests to adjacent subsystems by the next emulation clock cycle. Do. This transfer request is sent to the clock controllers 331 and 332 of the subsystems A101 and B102.
- the clock control units 331 and 332 receive the permission notification from the adjacent subsystem and output the emulation clock during a period when the transfer signal is not being transmitted / received, and advance the states of the sub circuits A201 and B202, respectively. On the other hand, the clock control units 331 and 332 perform control to stop the emulation clock during a period when the permission notification is not received or during transmission / reception of the transfer signal.
- the permission notification output units 311 and 312 and the clock control units 331 and 332 perform the emulation clock control of the verification target circuit independently for each subsystem, and the sub-ranges within a range in which the overall consistency can be maintained.
- the operation of the circuit to be verified is advanced while allowing the deviation of the emulation clock cycle between systems.
- the logic circuit emulator 20 of the present embodiment does not have the overall control circuit 990, and each subsystem notifies permission to the adjacent subsystem.
- the difference is that the permission notification output units 311 and 312 are provided.
- the logic circuit emulator 20 of the present embodiment realizes control that allows the emulation clock cycles to be shifted between subsystems within a range in which the overall consistency is maintained.
- FIG. 3 is a flowchart showing the operation of the logic circuit emulator 20 according to this embodiment. The overall operation of the logic circuit emulator 20 of this embodiment will be described with reference to the flowchart of FIG.
- the operation of the subsystem A 101 will be noted.
- the subsystem B 102 performs the same operation in parallel.
- step S14 when the transfer signal transmission unit 401 is not transmitting a transfer signal (No in step S11), the process proceeds to step S14.
- the clock control unit 331 receives a transfer request from another subsystem (Yes in step S14)
- the transfer signal holding unit 501 performs reception processing of the transfer signal (step S15), and sets the emulation clock. Since the output is not performed (the sub circuit A201 is not operated), the process is terminated.
- step S14 when the transfer request has not been received (No in step S14), the process proceeds to step S16. If the permission notification has not been received (No in step S16), the emulation clock cannot be output, and the process ends.
- step S16 when the permission notification is received (Yes in step S16), the clock control unit 331 outputs an emulation clock (step S17). By outputting the emulation clock, the sub circuit A201 operates (step S18).
- the transfer request output unit 321 confirms whether the output signal of the sub circuit A201 has changed (step S19). If there is no change (No in step S19), the transfer signal transmission process is not performed, and the process ends.
- step S19 when there is a change (Yes in step S19), the transfer request output unit 321 starts outputting a transfer request to the subsystem that is the destination of the transfer signal (step S20).
- step S20 the transfer signal transmission unit 401 starts transmission of a transfer signal that is an output signal of the sub circuit A201 (step S21).
- step S11 If the transfer signal transmission unit 401 is transmitting a transfer signal (Yes in step S11), the process proceeds to step S12. When the last transfer signal has been transmitted (Yes in step S12), the transfer request output unit 321 ends the output of the transfer request (step S13).
- step S12 if it is not the last transfer signal but the transfer is in progress (No in step S12), the process is terminated.
- FIG. 4 is a flowchart showing the operation of the permission notification output unit 311 in the logic circuit emulator 20 according to the present embodiment. The operation of the permission notification output unit 311 will be described with reference to the flowchart of FIG.
- the permission notification output unit 311 confirms whether or not the state of the sub circuit A201 has advanced in advance from the previous time to the current time (step S101). This confirmation can be performed based on whether or not the clock control unit 331 has output a clock.
- a permission notice is output (step S102).
- step S101 if the state of the sub circuit A201 has not progressed (No in step S101), the process proceeds to step S103.
- the state of the circuit to be verified does not advance: a case where no permission notification is input, and a case where a transfer signal is transmitted and received.
- step S103 it is determined whether or not the permission notification output unit 311 has output a permission notification at the previous time.
- the permission notification is not output (No in step S103)
- the permission notification is not output (step S106).
- step S104 it is determined whether a permission notification has been input at the previous time (step S104). If there is no permission notification input at the previous time (No in step S104), the sub circuit B202 is not operating, that is, the permission notification output at the previous time is output from the subsystem B102 side. Since it has not been received, a permission notice is continuously output (step S102).
- step S104 when the permission notification is input (Yes in step S104), the process proceeds to step S105. If the transfer signal is being transmitted / received at the previous time (Yes in step S105), the state of the sub circuit B202 cannot be advanced, and the subsystem B102 side does not receive the permission notification. The permission notice is continuously output (step S102).
- step S105 when the transfer signal is not being transmitted / received at the previous time (No in step S105), it indicates that the subsystem B102 has received the permission output at the previous time, so that the permission notification is sent. No output is made (step S106).
- the reception side subsystem during transmission of the transfer signal, the reception side subsystem is not allowed to advance the state of the circuit to be verified, but the permission notification is performed. If the method shown in the flowchart of FIG. 3 is used as the overall control, the circuit to be verified does not operate during transfer even if a permission notification is received, and therefore correct operation is possible regardless of this fact. However, in order to simplify the control of the clock control unit, it is possible to adopt a method in which permission notification is performed only when the operation of the circuit to be verified can proceed. In the flowchart of FIG. 5, this method is shown as an example.
- the permission notification output unit 311 confirms whether or not the state of the sub circuit A201 has progressed from the previous time to the current time (step S201). For this confirmation, it can be used whether or not the clock control unit 331 has output the emulation clock. If the state of the sub circuit A201 has progressed (Yes in step S201), the process proceeds to step S202.
- step S203 when the transfer request output unit 321 does not output a transfer request (No in step S202), a permission notice is output (step S203).
- Step S202 when the transfer request output unit 321 outputs a transfer request (Yes in Step S202), no permission notification is output to stop the operation of the sub circuit B202 that is the transmission destination of the transfer signal (Step S207). ).
- step S204 There are two cases where the state of the circuit to be verified does not advance: a case where no permission notification is input and a case where a transfer signal is being transmitted / received.
- the sub circuit B202 which is the transmission signal transmission partner, proceeds to the next state with the transfer signal as an input. Since it can, permission notification is output (step S203).
- step S205 it is determined whether a permission notice was output at the previous time (step S205). At this time, there are a case where a permission notice is not inputted and a case where a transfer signal is being transferred. However, the permission notification is not output when the transfer signal is being transferred. Therefore, it is determined that the permission notification is not output (No in step S205), and the permission notification is not output (step S207). Similarly, when the permission notification is not output except during transfer (No in step S205), the permission notification is not output (step S207).
- step S206 it is determined whether or not a permission notification has been input at the previous time (step S206).
- the permission notification is input (Yes in step S206)
- step S203 if the permission notification is not input at the previous time (No in step S206), the output of the permission notification at the previous time is not received on the subsystem B 102 side, so the operation continues.
- the permission notification is output (step S203).
- the subsystem B102 is assumed to be a transfer signal receiving side.
- the processing described here is performed every time, which is a time corresponding to one cycle of the emulation clock.
- the permission notification output unit 312 confirms whether or not the state of the sub circuit B202 has advanced in advance from the previous time to the current time (step S111). For this confirmation, it can be used whether or not the clock control unit 332 outputs a clock.
- the state of the sub circuit B202 is advanced (Yes in step S111)
- a permission notice is output (step S112).
- step S111 if the state of the sub circuit B202 has not progressed (No in step S111), the process proceeds to step S113.
- the state of the circuit to be verified does not advance: the case where no permission notification is input and the case where a transfer signal is being transmitted / received.
- step S113 it is determined whether or not a permission notice was output at the previous time (step S113). When the permission notification is not output (No in step S113), the permission notification is not output (step S115).
- Step S113 when the permission notification is output at the previous time (Yes in Step S113), it is determined whether or not the permission notification is input at the previous time (Step S114).
- the permission notification is input (Yes in step S114), it indicates that the subsystem A101 has received the progress permission output at the previous time, so the permission notification is not output (step S115).
- step S114 if the permission notification is not input at the previous time (No in step S114), the output of the permission notification at the previous time is not received on the subsystem A 101 side, so the operation continues.
- the permission notice is output (step S112).
- the operation of the permission notification output units 311 and 312 has been described with the subsystem A101 as the transfer signal transmission side and the subsystem B102 as the transfer signal reception side.
- transmission and reception are bidirectional. In such a case, it is possible to employ a method of actually outputting a permission notification when both the determination as the transmitting side and the determination as the receiving side are performed and both are determined to output the permission notification.
- the sub-system A101 will be described as the transfer signal transmitting side
- the sub-system B102 will be described as the transfer signal receiving side.
- the process described here represents a process within one time that is one cycle of the emulation clock.
- the transfer request output unit 321 transmits a transmission request to the clock control unit 332 and the transfer signal holding unit 502 (step S301).
- the transfer signal transmission unit 401 confirms whether or not a permission notification is received from the transmission destination subsystem (step S302). If the permission notification has not been received (No in step S302), it is determined that the transmission destination subsystem B102 is in a state where reception is not possible, and it is determined to retry at the next time (step S304). On the other hand, when the permission notice is received (Yes in step S302), transmission of the transfer signal is started (step S303).
- the transfer signal holding unit 502 confirms whether or not a transmission request is received from the transmission-side subsystem A101 (step S311). If a transmission request has not been received (No in step S311), transmission / reception is not performed, and thus the process ends.
- step S311 the transfer signal holding unit 502 confirms whether or not a permission notification is output from the subsystem B102 to the subsystem A101 (step S312). ). If the permission notification is not output (No in step S312), the subsystem B102 is not in a state where it can receive the transfer signal, and thus the process is terminated without performing the reception process.
- step S313 when the permission notification is output (Yes in step S312), the reception process is started (step S313).
- the operation of the permission notification output unit is based on the flowchart shown in FIG. Except for the permission notification state during transmission / reception of the transfer signal, the operation is the same regardless of which method shown in FIGS.
- T0, T1,..., T7 on the vertical axis represent time, each corresponding to a time of one cycle of the emulation clock.
- Each column on the right side of the time column represents the state of the subsystems 101 to 104 at each time.
- S 0, S: 1,..., S4 indicate a state where the subsystem emulation clock cycle is not advanced, a state where the subsystem is advanced, a state where the subsystem is advanced,.
- transfer signals are bidirectional and connected to multiple subsystems. However, here, in order to simplify the description, it is assumed that signals are transferred in one direction from the left subsystem 101 to the right subsystem 104 in FIG.
- each subsystem proceeds to state S: 1 at time T1.
- the subsystem 101 in the state S: 1 needs to transmit a transfer signal to the subsystem 102. Therefore, the subsystem 101 outputs a transfer request to the subsystem 102 and starts transmission. Since the sub-system 102 has issued a transfer request from the sub-system 101, the state does not advance when proceeding to time T2. At this time, since there is no transfer request between the subsystems 102 to 104, the permission notification is output as it is. Therefore, the subsystems 103 and 104 proceed to the state S: 2 when proceeding to the time T2.
- the subsystems 101 and 102 remain in the state S: 1, and the subsystems 103 and 104 proceed to the state S: 2. That is, when the logic circuit emulator 20 is viewed as a whole, subsystems in different progress states are mixed.
- the logic circuit emulator 20 of the present embodiment allows the state (emulation clock cycle) between subsystems to shift while maintaining consistency as a whole.
- FIG. 4 and FIG. According to the flowchart of FIG.
- the subsystems 103 and 104 output the permission notification as before, but at this time, since the subsystem 102 has not issued a permission notification to the subsystem 103, the subsystem 103 proceeds to time T3. The state does not advance. On the other hand, the subsystem 104 proceeds to state S: 3.
- the subsystem 103 does not output a permission notification to the subsystem 104 because the current state has not progressed.
- the status of the subsystem 102 has not progressed since the permission notification was made (the subsystem 102 has not output the permission notification to the subsystem 103). Therefore, the sub-system 102 has not received the permission notification from the sub-system 103), so that it remains output according to the flowchart of FIG.
- the subsystem 104 outputs the permission notification as before. At this time, since the permission notification is not issued from the subsystem 103 to the subsystem 104, the status does not advance when the subsystem 104 proceeds to time T4.
- each subsystem proceeds to state S: 1 at time T1.
- the subsystem 101 stops the transfer request to the overall control circuit 990. Then, the overall control circuit 990 outputs a permission notice to all the subsystems 101 to 104 (ends the instruction to stop the emulation clock). Therefore, each subsystem resumes the output of the emulation clock, and each subsystem proceeds to state S: 2 when proceeding to time T5.
- the transmission / reception of the transfer signal occurs between the subsystems 101 and 102, so that the state of these subsystems 101 and 102 does not proceed. Even in this case, the subsystems 103 and 104 that do not affect the overall consistency at that time temporarily advance the state first. In the end, the state proceeds like the logic circuit emulator 100. Therefore, the consistency of the entire circuit to be inspected is maintained.
- FIG. 9 shows that a change occurs in the output signal of the verification target circuit on the subsystem 103 (which becomes the input signal of the verification target circuit on the subsystem 104) in the state S: 1, and three emulation clocks for the subsystem 104 are generated.
- a case where transmission of a transfer signal that requires a transfer time for a cycle occurs will be described.
- each subsystem proceeds to state S: 1 at time T1.
- the subsystem 103 outputs a transfer request to the subsystem 104 and starts transmission. Since the sub-system 104 has issued a transfer request from the sub-system 103, the state does not advance when proceeding to time T2. At this time, since there is no transfer request between the subsystems 101 to 103, the subsystems 101 and 102 proceed to the state S: 2 when proceeding to the time T2.
- each subsystem proceeds to states S: 3 and S: 4 according to the progress of the emulation clock when proceeding to the next time.
- FIG. 10 shows a change in the output signal of the verification target circuit on the subsystem 101 in the state S: 1 (which becomes the input signal of the verification target circuit on the subsystem 102), and two emulation clocks for the subsystem 102.
- the transmission / reception of the transfer signal requiring the transfer time for the cycle occurs, and the output signal of the verification target circuit on the subsystem 103 in the state S: 2 (the input signal of the verification target circuit on the subsystem 104) changes.
- a case will be described where transmission of a transfer signal occurs that requires a transfer time of two emulation clock cycles to the subsystem 104.
- the subsystem 101 that has entered the state S: 1 needs to transfer a signal to the subsystem 102. Therefore, the subsystem 101 outputs a transfer request to the subsystem 102 and starts transmission. Since the transfer request is output from the subsystem 101, the status does not advance when the subsystem 102 proceeds to time T2. At this time, since there is no transfer request between the subsystems 102 to 104, the subsystems 103 and 104 proceed to the state S: 2 when proceeding to time T2.
- the subsystem 101 stops the transfer request to the subsystem 102.
- the subsystems 101 and 102 proceed to the state S: 2 when proceeding to the time T4.
- transmission / reception continues between the subsystem 103 and the subsystem 104.
- the state of the subsystems 103 and 104 does not advance when proceeding to time T4.
- the permission between the subsystems 103 and 104 is determined according to the flowcharts of FIGS. The notification remains output.
- the subsystems 101 and 102 have advanced to state S: 2. Therefore, the subsystem 102 outputs a permission notice to the subsystem 103.
- the subsystem 103 stops the transfer request to the subsystem 104. Therefore, the subsystems 103 and 104 proceed to the state S: 3 when proceeding to the time T5.
- each subsystem outputs a permission notice to each other, and proceeds to the states S: 4 and S: 5 according to the progress of the emulation clock when proceeding to the next time.
- FIG. 22 shows the output signal of the verification target circuit on the subsystem 101 in the state S: 1 in the case of the logic circuit emulator 100 shown in FIG. 20 (the input signal of the verification target circuit on the subsystem 102). Change occurs, transmission of a transfer signal requiring a transfer time corresponding to two emulation clock cycles to the subsystem 102 occurs, and the output signal of the verification target circuit on the subsystem 103 in the state S: 2 (on the subsystem 104) This shows a case where a change occurs in the input signal of the circuit to be verified) and transmission of a transfer signal requiring a transfer time corresponding to two emulation clock cycles to the subsystem 104 occurs.
- the subsystem 101 in the state S: 1 needs to transmit a transfer signal to the subsystem 102. Therefore, the subsystem 101 outputs a transfer request to the overall control circuit 990. Then, the overall control circuit 990 stops outputting permission notifications to all the subsystems 101 to 104 (transmits an emulation clock stop instruction). Thus, each subsystem that has not received the permission notification stops the emulation clock until the permission notification is received. As described above, when the operation of the verification target circuit on the logic circuit emulator 100 is stopped by stopping the emulation clock, transmission / reception of transfer signals from the subsystem 101 to the subsystem 102 is started.
- the subsystem 101 stops the transfer request to the overall control circuit 990. Then, the overall control circuit 990 outputs a permission notice to all the subsystems 101 to 104 (ends the instruction to stop the emulation clock). Accordingly, each subsystem resumes the output of the emulation clock, and each subsystem proceeds to state S: 2 when proceeding to time T4.
- each subsystem is in state S: 2. Therefore, the subsystem 103 needs to transmit a transfer signal to the subsystem 104. Similarly, a transfer request is output from the subsystem 103 to the overall control circuit 990, and the transmission of the transfer signal from the subsystem 103 to the subsystem 104 is started together with the operation of each subsystem being stopped. .
- the logic circuit emulator 100 advances to the state S: 3 by 3 emulation clocks at time T7.
- the state advances to the state S: 5 by 5 emulation clocks at time T7.
- the entire logic circuit emulator 100 stops during transfer between certain subsystems.
- the subsystems 103 and 104 advance to the previous state at the time when the progress of the subsystems 101 and 102 is stopped by the transfer. Transmission / reception of transfer signals between the subsystems 103 and 104 can be started during transmission / reception of transfer signals. Therefore, the logic circuit emulator 20 of this embodiment can advance the emulation clock more than the logic circuit emulator 100.
- the transfer clock between subsystems is not described for the sake of simplicity.
- a transfer method using a transfer clock faster than the emulation clock can be used in combination.
- the deviation of the emulation clock cycle is allowed between the subsystems within a range where the overall processing can be matched.
- the deviation it is necessary to transmit / receive a signal for controlling the emulation clock only between adjacent subsystems in connection with the signal.
- each subsystem controls the emulation clock independently. At this time, even if the frequency of the emulation clock is the same as that of the conventional logic circuit emulator 100, there is no change in the input signal, and the subsystem that is allowed to proceed with the emulation clock from all the adjacent subsystems
- the emulation clock can be advanced regardless of the presence / absence of a subsystem that is currently transmitting / receiving data. Therefore, according to the logic circuit emulator 20 of the present embodiment, the emulation time can be shortened. When the emulation clock speed is increased, the emulation time can be further shortened.
- FIG. 11 is a block diagram showing the configuration of the logic circuit emulator 30 of the present embodiment.
- the logic circuit emulator 30 of this embodiment has counters 341 and 342 added to the configuration of the logic circuit emulator 20 of the second embodiment.
- Counters 341 and 342 store numerical values calculated from the state deviation from the subsystem that is the transmission destination of the transfer signal among the adjacent subsystems. That is, it is provided on the output side of the transfer signal of the subsystem.
- a numerical value indicating how many states the transfer signal transmission destination subsystem can advance is stored (a state deviation from an adjacent subsystem plus 1). Therefore, the permission notification output units 311-1 and 312-1 output permission notifications to the transmission destination of the transfer signal when the counters 341 and 342 hold counts of 1 or more, respectively.
- the clock control units 331-1 and 332-1 also perform emulation if there is no change in the output signal of the verification target circuit even when the permission notification is not issued from the transmission signal transmission destination subsystem. Output the clock.
- the logic circuit emulator 30 of this embodiment is different from the logic circuit emulator 20 of the second embodiment.
- FIG. 12 is a flowchart showing the operation of the counter in the logic circuit emulator 30 according to this embodiment. Next, operations of the counter 341 and the counter 342 will be described with reference to the flowchart of FIG.
- the counter 341 on the subsystem A101 will be used, the subsystem A101 will be described as the transmission side, and the subsystem B102 will be described as the reception side.
- the process described here is performed every hour. One time corresponds to one cycle time of the emulation clock.
- the increase / decrease in the counter calculated in this flowchart is reflected in the counter count when proceeding to the next time.
- the counter 341 confirms the permission notification status of the subsystem A 101 and the subsystem B 102 (step S401).
- a permission notification is received from the subsystem B 102 and the subsystem A 101 outputs a permission notification (Yes in step S401).
- the state in which the permission notification is received from the subsystem B102 indicates that the subsystem B102 has advanced one state at the previous time.
- the count of the counter 341 is decremented ( ⁇ 1).
- the subsystem A 101 does not output the permission notification in this case, the subsystem B 102 continues to output the permission notification regardless of whether the state has advanced. Therefore, the determination cannot be made only based on the reception of the permission notification from the subsystem B102. Only when the subsystem A 101 outputs a permission notification, the subsystem A 101 side accepts the permission notification from the subsystem B 102 and proceeds with the process. Therefore, the counter 341 decrements (-1) the count of the counter 341 when the permission notification is received from the subsystem B102 and the subsystem A101 outputs the permission notification (step S402). The process proceeds to step S403.
- step S401 the count is not decremented and the process proceeds to step S403.
- the counter 341 checks whether or not the state of the sub-circuit A201 is advanced when proceeding from the current time to the next time (step S403). This confirmation can be performed based on whether or not the clock control unit 331 outputs an emulation clock.
- the sub circuit B202 on the subsystem B102 can further advance the state by one. Therefore, the counter 341 increments (+1) the count (step S404).
- step S403 if the state does not advance (No in step S403), the process is terminated.
- T0, T1,..., T7 on the vertical axis represent time, each corresponding to a time of one cycle of the emulation clock.
- Each column on the right side of the time column represents the state of the subsystems 101 to 104 at each time.
- S: 0, S: 1,..., S4 in each subsystem indicate a state in which the emulation clock cycle of the subsystem is not advanced, a state in which one cycle is advanced, and a state in which four cycles are advanced.
- C: 0 and C: 1 in each subsystem indicate the counts held by the counter.
- the numerical values in C: 0 and C: 1 indicate how many states the sub-system to which the transfer signal is transmitted can advance.
- transfer signals are bidirectional and connected to multiple subsystems. However, here, in order to simplify the description, it is assumed that signals are transferred in one direction from the left subsystem 101 to the right subsystem 104 in FIG.
- a change occurs in the output signal of the subsystem 101 (which becomes the input signal of the subsystem 102) in the state S: 1, and transmission / reception of a transfer signal requiring a transfer time corresponding to three emulation clock cycles to the subsystem 102 occurs. think of.
- each subsystem proceeds to state S: 1 at time T1.
- the subsystem 101 in the state S: 1 needs to transmit a transfer signal to the subsystem 102. Therefore, the subsystem 101 outputs a transfer request to the subsystem 102 and starts transmission.
- the subsystem 101 does not advance when proceeding to time T2.
- the subsystem 102 since a transfer request has been issued from the subsystem 101, the subsystem 102 starts the reception process and does not advance when proceeding to time T2.
- the count of the counter of the subsystem 102 becomes 0 when proceeding to time T2 according to the flowchart of FIG.
- the state of the subsystems 101 and 102 does not advance when proceeding to time T3.
- the count of the counter of the subsystem 101 is because transmission / reception is being performed between the subsystems 101 and 102 after the permission notification is performed between the subsystems 101 and 102 (the status of the subsystems 101 and 102 cannot be advanced).
- the permission notification remains output.
- the permission notification from the subsystem 102 to the subsystem 101 remains output.
- the subsystems 103 and 104 output the permission notification as before.
- the permission notification from the subsystem 103 to the subsystem 102 remains output.
- the subsystem 104 outputs the permission notification as before.
- the permission notification is not output from the subsystem 103 to the subsystem 104. Therefore, the subsystem 104 does not advance when proceeding to time T4.
- the subsystem 101 stops the transfer request to the subsystem 102. Therefore, the subsystems 101 and 102 proceed to the state S: 2 when proceeding to the time T5. Further, the counter of the subsystem 102 becomes 1 according to the flowchart of FIG. 12 when proceeding to time T5. On the other hand, the status of the subsystems 103 and 104 does not advance.
- the subsystem 101 and the subsystem 102 output a permission notice. Therefore, in proceeding to time T6, the subsystems 101 to 103 proceed to state S: 3. Further, when proceeding to time T6, the count of the counter of the subsystem 103 becomes 1 according to the flowchart of FIG. On the other hand, the state of the subsystem 104 does not advance.
- FIG. 14 shows a case where a change occurs in the output signal of the subsystem 103 (the input signal of the subsystem 104) in the state S: 1, and transmission / reception of a transfer signal requiring a transfer time of 3 emulation clock cycles to the subsystem 104 occurs. Indicates.
- each counter is initialized with 1, and each outputs a permission notice. At this time, transmission / reception of the transfer signal does not occur. Therefore, at time T1, each subsystem proceeds to state S: 1.
- the subsystem 103 outputs a transfer request to the subsystem 104 and starts transfer.
- the subsystem 103 does not advance when proceeding to time T2.
- the sub-system 104 since the sub-system 104 has issued a transfer request from the sub-system 103, the sub-system 104 starts the reception process, and the state does not advance when proceeding to time T2.
- a permission notice is output. Therefore, the subsystems 101 and 102 proceed to the state S: 2 when proceeding to the time T2.
- the logic circuit emulator of this embodiment uses this fact.
- the logic circuit emulator 30 of this embodiment is different in this point from the logic circuit emulator 20 of the second embodiment that does not advance when the state of the subsystem 102 advances to time T3.
- the count of the counter increases to 2 at time T3 according to the flowchart of FIG. Further, the subsystem 101 proceeds to the state S: 3 as it is.
- This transmission / reception takes time equivalent to 3 emulation clocks. Therefore, at time T3, the transfer continues between the subsystem 103 and the subsystem 104. On the other hand, when the subsystems 101 and 102 proceed to time T4, similarly to the time T2, the subsystems 101 and 102 proceed to state S: 4, and the count of the counter of the subsystem 102 increases to 3.
- the subsystem 103 stops the transfer request to the subsystem 104. Therefore, the subsystems 103 and 104 proceed to the state S: 2 when proceeding to the time T5. The subsystem 101 and the subsystem 102 proceed to the state S: 5 when proceeding to the time T5, and the counter of the subsystem 102 increases to 4.
- the logic circuit emulator 30 has a counter, thereby holding the transmission signal transmission destination subsystem and the number of emulation clock cycles.
- the transfer signal output from the verification target circuit does not change, if the number of emulation clock cycles ahead of the transfer signal transmission destination of the verification target circuit is memorized, the overall matching The circuit to be verified can be advanced to the previous state in advance while maintaining the characteristics.
- the logic circuit emulator 30 of the present embodiment can advance the state in advance by using this property and holding the deviation by the counter even when the destination of the transfer signal cannot advance the state. it can. Accordingly, the state of the preceding subsystem is advanced while the succeeding subsystem is stopped due to transmission / reception of the transfer signal, etc., and then the succeeding subsystem catches up with the preceding subsystem. Another transfer can be initiated. Therefore, according to the logic circuit emulator 30 of this embodiment, the emulation time can be further shortened as compared with the logical circuit emulator 20 according to the second embodiment.
- the logical circuit emulator 40 of this embodiment is provided with the transfer signal transmission units 401 and 402 and the transfer signal holding units 501 and 502 in the logic circuit emulator 20 of the second embodiment in the controllers 301 and 302 and uses a processor. Control.
- FIG. 15 is a block diagram showing a configuration of the logic circuit emulator 40 according to the present embodiment.
- the logic circuit emulator 40 includes subsystems A101 and B102.
- a logical circuit emulator 40 including two subsystems will be described.
- the logic circuit emulator 40 of the present embodiment is not applied only when two subsystems are included, but can be applied when an arbitrary plurality of subsystems are included.
- the subsystem A 101 includes a controller 301 and an inspection target circuit 201.
- the controller 301 includes a processor 351, an I / O 361, a memory 371, a clock control unit 321, and registers 411 and 511.
- the subsystem B 101 includes a controller 302 and an inspection target circuit 202.
- the controller 302 includes a processor 352, an I / O 362, a memory 372, a clock control unit 322, and registers 412 and 512.
- the sub-circuits A201 and B202 are configured by dividing the verification target circuit that the designer intends to perform verification on the subsystems A101 and B102, respectively.
- the circuit to be inspected can be divided using a commercially available CAD tool or the like.
- the controllers 301 and 302 manage the input and output signals of the subcircuits A201 and B202, respectively, and control the emulation clock that operates the subcircuits A201 and B202, thereby maintaining the consistency of the divided verification target circuits. Make it work.
- the processor 351 reads and writes the clock control unit 321, the I / O 361, the memory 371, and the registers 411 and 511 according to the program, and controls the sub circuit A201.
- the processor 352 reads and writes the clock control unit 322, the I / O 362, the memory 372, and the registers 412, 512 according to the program, and controls the sub circuit B202.
- Each of the I / Os 361 and 362 transmits and receives control signals between adjacent subsystems, and transfers the output signal of the verification target circuit to the adjacent subsystems.
- the memories 371 and 372 respectively hold instruction codes, data, etc. of the processor program.
- the registers 411 and 412 are used in place of the transfer signal transmission units 401 and 402, respectively.
- the registers 411 and 412 are configured to receive output signals of the sub-circuit A 201 and the sub-circuit B 202, respectively, so that they can be referred to from the processor.
- Registers 511 and 512 are used in place of transfer signal holding units 501 and 502, respectively.
- the registers 511 and 512 are each configured to be writable by the processor, and hold input signals to the sub circuit A 201 and the sub circuit B 202.
- operations in the logic circuit emulator 40 of the present embodiment are the same as those of the logic circuit emulators 20 and 30 according to the second and third embodiments, except that the processing is performed by the processors 351 and 352 based on the program. It is the same.
- the control performed by the controllers 301 and 302 in the logic circuit emulators 20 and 30 of the second and third embodiments is realized by the processors 351 and 352. Therefore, according to the logic circuit emulator 40 of the present embodiment, the control method can be changed by changing the program, and the control can be customized according to the characteristics of the circuit to be verified.
- the logic circuit emulators 10 to 40 include a plurality of subsystems, divide the logic circuit to be verified into a plurality of sub-circuits, and each sub-circuit is divided into each of the plurality of subsystems. It is verified by installing it in.
- the first subsystem on the signal output side has a permission notification output unit that transmits a notification permitting the progress of the emulation clock to the second subsystem.
- the second subsystem on the signal receiving side has a permission notification output unit that transmits a notification that permits the progress of the emulation clock to the first subsystem.
- the first subsystem receives a transfer signal transmitted from the first verification target circuit assigned to the first subsystem to the verification target circuit assigned to the second subsystem, and this transfer signal. Is transmitted to the second subsystem.
- the second subsystem has a transfer signal holding unit that holds the transfer signal received from the transfer signal transmitting unit as an input of the second verification target circuit on the second subsystem.
- the first subsystem includes a transfer request output unit that detects a change in output of a transfer signal transmitted from the first subsystem to the second subsystem and makes a transfer request when there is a change.
- the transfer request and permission notification are sent to the clock control unit configured on the first and second subsystems.
- the clock control unit performs control to stop the emulation clock during a period until the second subsystem completes reception of the transfer signal and a period when the permission notification is not received.
- the permission notification output unit and clock control unit perform emulation clock control of the verification target circuit independently for each subsystem, and tolerate deviations in the emulation clock cycle between subsystems as long as the overall consistency is maintained. Meanwhile, the operation of the circuit to be verified is advanced.
- the emulation clock cycle of the verification target circuit is controlled independently for each subsystem, and the emulation clock cycle between subsystems is maintained within the range in which the overall consistency is maintained. Deviation can be tolerated.
- the logic circuit emulators 10 to 40 according to the first to fourth embodiments have no overall control circuit 990, and each subsystem has The difference is that permission is notified to the adjacent subsystem. According to such a configuration, it is possible to perform control that allows the emulation clock cycles between the subsystems to deviate within a range where the overall matching can be achieved.
- the logic circuit emulators 10 to 40 according to the first to fourth embodiments can be applied to clock control of an actual system that operates by dividing the logic circuit into a plurality of chips.
- a plurality of subsystems each provided with a plurality of subcircuits obtained by dividing the circuit to be verified are provided, Each of the plurality of subsystems outputs a permission notice permitting the other subsystems to proceed to the next emulation clock cycle depending on whether or not the state of the sub-circuit provided therein has progressed.
- a permission notification output unit If the signal that is output from the sub-circuit provided in itself and to be transmitted to the sub-circuit provided in another subsystem changes, it will be transferred to the other subsystem until the next emulation clock cycle.
- a transfer request output unit that outputs a transfer request for the signal; When a signal is not transferred from a sub circuit provided in itself to a sub circuit provided in another subsystem, when the permission notification is received from another subsystem and the transfer request is not received, And a clock control unit for controlling a clock signal for the sub circuit provided in the circuit so as to advance the sub circuit provided in the next emulation clock cycle.
- the permission notification output unit when the clock control unit controls the sub circuit to advance to the next emulation clock cycle, determines that the state of the sub circuit has advanced.
- the logic circuit emulator according to appendix 1.
- Each of the first subsystem and the second subsystem receives a permission notice from all adjacent subsystems and proceeds to the next emulation clock cycle when no transfer request is received.
- a logic circuit emulator comprising a clock control unit for outputting a clock signal to a circuit.
- the said permission notification output part determines whether the state of the subcircuit advanced based on whether the said clock control part output the clock,
- the logic circuit emulator according to any one of the above.
- Each of the first subsystem and the second subsystem holds a count calculated from a shift in emulation clock cycle between the first subsystem and the second subsystem.
- the logic circuit emulator according to any one of appendices 1 to 6, further comprising:
- the said 1st subsystem is further provided with the transfer signal transmission part which transmits the said transfer signal to the said 2nd subsystem, It is any one of Additional remark 3 thru
- Logic circuit emulator
- the second subsystem further includes a transfer signal holding unit that holds a transfer signal received from the transfer signal transmission unit as an input of a sub circuit on the second subsystem.
- the logic circuit emulator according to any one of appendices 3 to 10.
- a method for controlling a logic circuit emulator including a plurality of subsystems each provided with a plurality of subcircuits obtained by dividing a verification target circuit, Each of the plurality of subsystems outputs a permission notice permitting the other subsystems to proceed to the next emulation clock cycle depending on whether or not the state of the sub-circuit provided therein has progressed. And a process of If the signal that is output from the sub-circuit provided in itself and to be transmitted to the sub-circuit provided in another subsystem changes, it will be transferred to the other subsystem until the next emulation clock cycle.
- a program for controlling a logic circuit emulator including a plurality of subsystems each provided with a plurality of subcircuits obtained by dividing a verification target circuit, Each of the plurality of subsystems outputs a permission notice permitting the other subsystems to proceed to the next emulation clock cycle depending on whether or not the state of the sub-circuit provided therein has progressed. Processing to If the signal that is output from the sub-circuit provided in itself and to be transmitted to the sub-circuit provided in another subsystem changes, it will be transferred to the other subsystem until the next emulation clock cycle.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
本発明は、日本国特許出願:特願2010-101910号(2010年4月27日出願)の優先権主張に基づくものであり、同出願の全記載内容は引用をもって本書に組み込み記載されているものとする。
本発明は、論理回路エミュレータ、及び、論理回路エミュレータの制御方法に関し、特に、複数のサブシステムを含む論理回路エミュレータ及び論理回路エミュレータの制御方法に関する。
検証対象回路を分割して得られた複数のサブ回路のそれぞれが設けられた複数のサブシステムを備え、
複数のサブシステムは、それぞれ、自身に設けられたサブ回路の状態が進んだか否かに応じて、他のサブシステムに対して、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する許可通知出力部と、
自身に設けられたサブ回路から出力された信号であって他のサブシステムに設けられたサブ回路へ送信すべき信号が変化した場合には、次のエミュレーションクロックサイクルまでに該他のサブシステムに対して該信号の転送要求を出力する転送要求出力部と、
自身に設けられたサブ回路から他のサブシステムに設けられたサブ回路への信号を転送していない場合において、他のサブシステムから許可通知を受けるとともに転送要求を受けていないときには、自身に設けられたサブ回路に対するエミュレーションクロック信号を出力して、自身に設けられたサブ回路を次のエミュレーションクロックサイクルに進めるクロック制御部と、を有する。
検証対象回路を分割して得られた複数のサブ回路のうちの第1のサブ回路が設けられた第1のサブシステムと、
第1のサブ回路との間で信号を送受信する第2のサブ回路が設けられた第2のサブシステムとを備え、
第1のサブシステムおよび第2のサブシステムは、それぞれ、第1のサブ回路および第2のサブ回路のうちの自身に設けられたサブ回路の状態が進んだか否かに応じて、相手方のサブシステムに対し、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する許可通知出力部と、
第1のサブ回路および第2のサブ回路のうちの自身に設けられたサブ回路から相手方のサブシステムに設けられたサブ回路に対して送信する信号の変化を検出した場合には、次のエミュレーションクロックサイクルまでに該信号の転送要求を出力する転送要求出力部と、
相手方のサブシステムから許可通知を受信するととともに転送要求を受信していない場合に、前記第1のサブ回路及び前記第2のサブ回路のうちの自身に設けられたサブ回路に対するクロック信号を出力して、該サブ回路を次のエミュレーションクロックサイクルに進めるクロック制御部と、を有する。
検証対象回路を分割して得られた複数のサブ回路のそれぞれが設けられた複数のサブシステムを備えた論理回路エミュレータの制御方法であって、
複数のサブシステムが、それぞれ、自身に設けられたサブ回路の状態が進んだか否かに応じて、他のサブシステムに対して、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する工程と、
自身に設けられたサブ回路から出力された信号であって他のサブシステムに設けられたサブ回路へ送信すべき信号が変化した場合には、次のエミュレーションクロックサイクルまでに該他のサブシステムに対して該信号の転送要求を出力する工程と、
自身に設けられたサブ回路から他のサブシステムに設けられたサブ回路への信号を転送していない場合において、他のサブシステムから許可通知を受けるとともに転送要求を受けていないときには、自身に設けられたサブ回路に対するエミュレーションクロック信号を出力して、自身に設けられたサブ回路を次のエミュレーションクロックサイクルに進める工程と、を含む。
次に、第1の実施形態に係る論理回路エミュレータについて、図面を参照して詳細に説明する。
次に、第2の実施形態に係る論理回路エミュレータについて、図面を参照して詳細に説明する。
次に、第3の実施形態に係る論理回路エミュレータについて、図面を参照して詳細に説明する。
次に、第4の実施形態に係る論理回路エミュレータついて、図面を参照して詳細に説明する。
前記複数のサブシステムは、それぞれ、自身に設けられたサブ回路の状態が進んだか否かに応じて、他のサブシステムに対して、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する許可通知出力部と、
自身に設けられたサブ回路から出力された信号であって他のサブシステムに設けられたサブ回路へ送信すべき信号が変化した場合には、次のエミュレーションクロックサイクルまでに該他のサブシステムに対して該信号の転送要求を出力する転送要求出力部と、
自身に設けられたサブ回路から他のサブシステムに設けられたサブ回路への信号を転送していない場合において、他のサブシステムから前記許可通知を受けるとともに前記転送要求を受けていないときには、自身に設けられたサブ回路を次のエミュレーションクロックサイクルに進めるように自身に設けられたサブ回路に対するクロック信号を制御するクロック制御部と、を備えていることを特徴とする論理回路エミュレータ。
前記第1のサブシステムは、前記第2のサブシステムに対し、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する許可通知出力部と、
前記第1のサブ回路から前記第2のサブ回路に対して送信する信号の変化を検出した場合には、次のエミュレーションクロックサイクルまでに該信号の転送要求を出力する転送要求出力部と、を備え、
前記第1のサブシステム及び前記第2のサブシステムは、それぞれ、隣接するすべてのサブシステムから許可通知を受信するととともに転送要求を受信していない場合に、次のエミュレーションクロックサイクルに進むようにサブ回路に対するクロック信号を出力するクロック制御部を備えていることを特徴とする論理回路エミュレータ。
前記複数のサブシステムが、それぞれ、自身に設けられたサブ回路の状態が進んだか否かに応じて、他のサブシステムに対して、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する工程と、
自身に設けられたサブ回路から出力された信号であって他のサブシステムに設けられたサブ回路へ送信すべき信号が変化した場合には、次のエミュレーションクロックサイクルまでに該他のサブシステムに対して該信号の転送要求を出力する工程と、
自身に設けられたサブ回路から他のサブシステムに設けられたサブ回路への信号を転送していない場合において、他のサブシステムから前記許可通知を受けるとともに前記転送要求を受けていないときには、自身に設けられたサブ回路を次のエミュレーションクロックサイクルに進めるように自身に設けられたサブ回路に対するクロック信号を制御する工程と、を含むことを特徴とする、論理回路エミュレータの制御方法。
前記複数のサブシステムが、それぞれ、自身に設けられたサブ回路の状態が進んだか否かに応じて、他のサブシステムに対して、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する処理と、
自身に設けられたサブ回路から出力された信号であって他のサブシステムに設けられたサブ回路へ送信すべき信号が変化した場合には、次のエミュレーションクロックサイクルまでに該他のサブシステムに対して該信号の転送要求を出力する処理と、
自身に設けられたサブ回路から他のサブシステムに設けられたサブ回路への信号を転送していない場合において、他のサブシステムから前記許可通知を受けるとともに前記転送要求を受けていないときには、自身に設けられたサブ回路を次のエミュレーションクロックサイクルに進めるように自身に設けられたサブ回路に対するクロック信号を制御する処理と、を前記複数のサブシステム上にそれぞれ設けられたプロセッサに実行させることを特徴とするプログラム。
11、101 サブシステムA
12、102 サブシステムB
21、201 サブ回路A
22、202 サブ回路B
31、32、311、312、311-1、312-1 許可通知出力部
41、42、321、322 転送要求出力部
51、52、331、332、331-1、332-1、931、932 クロック制御部
103 サブシステムC
104 サブシステムD
301、302 コントローラ
341、342 カウンタ
351、352 プロセッサ
361、362 I/O
371、372 メモリ
401、402 転送信号送信部
411、412、511、512 レジスタ
501、502 転送信号保持部
990 全体制御回路
991 転送要求受信部
992 許可通知出力部
Claims (11)
- 検証対象回路を分割して得られた複数のサブ回路のそれぞれが設けられた複数のサブシステムを備え、
前記複数のサブシステムは、それぞれ、自身に設けられたサブ回路の状態が進んだか否かに応じて、他のサブシステムに対して、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する許可通知出力部と、
自身に設けられたサブ回路から出力された信号であって他のサブシステムに設けられたサブ回路へ送信すべき信号が変化した場合には、次のエミュレーションクロックサイクルまでに該他のサブシステムに対して該信号の転送要求を出力する転送要求出力部と、
自身に設けられたサブ回路から他のサブシステムに設けられたサブ回路への信号を転送していない場合において、他のサブシステムから前記許可通知を受けるとともに前記転送要求を受けていないときには、自身に設けられたサブ回路に対するエミュレーションクロック信号を出力して、自身に設けられたサブ回路を次のエミュレーションクロックサイクルに進めるクロック制御部と、を備えていることを特徴とする論理回路エミュレータ。 - 前記許可通知出力部は、前記クロック制御部がエミュレーションクロック信号を出力した場合には、自身に設けられたサブ回路の状態が進んだものと判定することを特徴とする、請求項1に記載の論理回路エミュレータ。
- 検証対象回路を分割して得られた複数のサブ回路のうちの第1のサブ回路が設けられた第1のサブシステムと、
前記第1のサブ回路との間で信号を送受信する第2のサブ回路が設けられた第2のサブシステムとを備え、
前記第1のサブシステムおよび前記第2のサブシステムは、それぞれ、前記第1のサブ回路および前記第2のサブ回路のうちの自身に設けられたサブ回路の状態が進んだか否かに応じて、相手方のサブシステムに対し、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する許可通知出力部と、
前記第1のサブ回路および前記第2のサブ回路のうちの自身に設けられたサブ回路から相手方のサブシステムに設けられたサブ回路に対して送信する信号の変化を検出した場合には、次のエミュレーションクロックサイクルまでに該信号の転送要求を出力する転送要求出力部と、
相手方のサブシステムから許可通知を受信するととともに転送要求を受信していない場合に、前記第1のサブ回路及び前記第2のサブ回路のうちの自身に設けられたサブ回路に対するエミュレーションクロック信号を出力して、該サブ回路を次のエミュレーションクロックサイクルに進めるクロック制御部と、を備えていることを特徴とする論理回路エミュレータ。 - 前記許可通知出力部及び前記クロック制御部は、前記第1のサブ回路および前記第2のサブ回路間のエミュレーションクロックサイクルのずれを許容する制御を行うことを特徴とする、請求項3に記載の論理回路エミュレータ。
- 前記許可通知出力部は、前記第1のサブ回路および前記第2のサブ回路のうちの自身に設けられたサブ回路の状態が進んだか否かに基づいて前記許可通知を出力することを特徴とする、請求項3又は4に記載の論理回路エミュレータ。
- 前記許可通知出力部は、前記第1のサブ回路および前記第2のサブ回路のうちの自身に設けられたサブ回路の状態が進んだか否かを、前記クロック制御部がエミュレーションクロック信号を出力したか否かに基づいて判定することを特徴とする、請求項3乃至5のいずれか1項に記載の論理回路エミュレータ。
- 前記第1のサブシステム及び前記第2のサブシステムは、それぞれ、前記第1のサブシステムと前記第2のサブシステムとの間におけるエミュレーションクロックサイクルのずれから算出されたカウントを保持するカウンタをさらに備えていることを特徴とする、請求項3乃至6のいずれか1項に記載の論理回路エミュレータ。
- 前記カウンタは、エミュレーションクロックサイクルのずれに1を加えたカウントを保持することを特徴とする、請求項7に記載の論理回路エミュレータ。
- 前記許可通知出力部は、前記カウンタに1以上のカウントが格納されている場合に前記許可通知を出力することを特徴とする、請求項8に記載の論理回路エミュレータ。
- 検証対象回路を分割して得られた複数のサブ回路のそれぞれが設けられた複数のサブシステムを備えた論理回路エミュレータの制御方法であって、
前記複数のサブシステムが、それぞれ、自身に設けられたサブ回路の状態が進んだか否かに応じて、他のサブシステムに対して、次のエミュレーションクロックサイクルに進むことを許可する許可通知を出力する工程と、
自身に設けられたサブ回路から出力された信号であって他のサブシステムに設けられたサブ回路へ送信すべき信号が変化した場合には、次のエミュレーションクロックサイクルまでに該他のサブシステムに対して該信号の転送要求を出力する工程と、
自身に設けられたサブ回路から他のサブシステムに設けられたサブ回路への信号を転送していない場合において、他のサブシステムから前記許可通知を受けるとともに前記転送要求を受けていないときには、自身に設けられたサブ回路に対するエミュレーションクロック信号を出力して、自身に設けられたサブ回路を次のエミュレーションクロックサイクルに進める工程と、を含むことを特徴とする、論理回路エミュレータの制御方法。 - 自身に設けられたサブ回路に対するエミュレーションクロック信号が出力された場合には、該サブ回路の状態が進んだものと判定する工程を含むことを特徴とする、請求項10に記載の論理回路エミュレータの制御方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012512851A JP5884729B2 (ja) | 2010-04-27 | 2011-04-26 | 論理回路エミュレータ及び論理回路エミュレータの制御方法 |
US13/643,604 US9639639B2 (en) | 2010-04-27 | 2011-04-26 | Logic circuit emulator and control method therefor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010101910 | 2010-04-27 | ||
JP2010-101910 | 2010-04-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011136212A1 true WO2011136212A1 (ja) | 2011-11-03 |
Family
ID=44861510
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2011/060148 WO2011136212A1 (ja) | 2010-04-27 | 2011-04-26 | 論理回路エミュレータ及び論理回路エミュレータの制御方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9639639B2 (ja) |
JP (1) | JP5884729B2 (ja) |
WO (1) | WO2011136212A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10073932B2 (en) * | 2016-03-04 | 2018-09-11 | Synopsys, Inc. | Capturing time-slice of emulation data for offline embedded software debug |
US11086788B2 (en) * | 2017-05-18 | 2021-08-10 | Intel Corporation | Methods and apparatus for accessing configurable memory during hardware emulation |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08320804A (ja) * | 1994-03-09 | 1996-12-03 | Texas Instr Inc <Ti> | クロックドメインにおける試験インターフェースの分散制御を備えるエミュレーション装置、システムおよび方法 |
JP2005084957A (ja) * | 2003-09-09 | 2005-03-31 | Nec Corp | 回路動作検証装置および方法 |
JP2008287462A (ja) * | 2007-05-17 | 2008-11-27 | Nec Electronics Corp | エミュレータ及びエミュレーション方法 |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4782461A (en) * | 1984-06-21 | 1988-11-01 | Step Engineering | Logical grouping of facilities within a computer development system |
US5313618A (en) * | 1992-09-03 | 1994-05-17 | Metalink Corp. | Shared bus in-circuit emulator system and method |
US5596742A (en) | 1993-04-02 | 1997-01-21 | Massachusetts Institute Of Technology | Virtual interconnections for reconfigurable logic systems |
US5546568A (en) * | 1993-12-29 | 1996-08-13 | Intel Corporation | CPU clock control unit |
US5841670A (en) | 1994-03-09 | 1998-11-24 | Texas Instruments Incorporated | Emulation devices, systems and methods with distributed control of clock domains |
US5920712A (en) * | 1994-05-13 | 1999-07-06 | Quickturn Design Systems, Inc. | Emulation system having multiple emulator clock cycles per emulated clock cycle |
GB9426335D0 (en) * | 1994-12-29 | 1995-03-01 | Sgs Thomson Microelectronics | A fast nor-nor pla operating from a single phase clock |
US5802348A (en) * | 1995-12-18 | 1998-09-01 | Virtual Machine Works, Inc. | Logic analysis system for logic emulation systems |
US5960191A (en) * | 1997-05-30 | 1999-09-28 | Quickturn Design Systems, Inc. | Emulation system with time-multiplexed interconnect |
US6434161B1 (en) * | 1998-02-25 | 2002-08-13 | 3Com Corporation | UART with direct memory access buffering of data and method therefor |
JP2000215226A (ja) * | 1999-01-25 | 2000-08-04 | Mitsubishi Electric Corp | 論理検証装置 |
US6560573B1 (en) * | 1999-07-30 | 2003-05-06 | Emc Corporation | Storage controller with hardware emulation controller for emulation between control processor and transfer circuitry compatible to different processor |
US6842728B2 (en) * | 2001-03-12 | 2005-01-11 | International Business Machines Corporation | Time-multiplexing data between asynchronous clock domains within cycle simulation and emulation environments |
US7130788B2 (en) * | 2001-10-30 | 2006-10-31 | Mentor Graphics Corporation | Emulation components and system including distributed event monitoring, and testing of an IC design under emulation |
US7188060B1 (en) * | 2002-03-29 | 2007-03-06 | Unisys Corporation | Emulation of a high-speed, high-stability clock |
US7472055B2 (en) * | 2002-06-03 | 2008-12-30 | Broadcom Corporation | Method and system for deterministic control of an emulation |
US7440885B2 (en) * | 2002-06-03 | 2008-10-21 | Broadcom Corporation | Method and system for deterministic control of an emulation |
US7472054B2 (en) * | 2002-06-03 | 2008-12-30 | Broadcom Corporation | Method and system for deterministic control of an emulation |
US7716036B2 (en) * | 2003-04-24 | 2010-05-11 | International Business Machines Corporation | Method and apparatus to use clock bursting to minimize command latency in a logic simulation hardware emulator / accelerator |
US20040254778A1 (en) * | 2003-06-12 | 2004-12-16 | Mentor Graphics Corporation | Reconfigurable logic element with input swapping |
US7117143B2 (en) * | 2003-12-11 | 2006-10-03 | Fortelink, Inc. | Clock distribution in a circuit emulator |
CZ2004964A3 (cs) | 2004-09-14 | 2006-03-15 | Pliva-Lachema A. S. | Perorální farmaceutická kompozice pro cílený transport komplexu platiny do kolorektální oblasti, zpusob její prípravy a tato kompozice pro pouzití jako lécivo |
EP1890385A4 (en) * | 2005-05-31 | 2010-03-24 | Nec Corp | METHOD AND APPARATUS FOR TRANSFERRING SIGNALS BETWEEN DEVICES |
EP2613473B1 (en) * | 2006-02-13 | 2014-08-13 | Belair Networks Inc. | System and method for packet timing of circuit emulation services over networks |
JP5151996B2 (ja) * | 2007-02-14 | 2013-02-27 | 日本電気株式会社 | 半導体集積回路及びデバッグ・トレース回路 |
US8812289B1 (en) * | 2007-04-04 | 2014-08-19 | Xilinx, Inc. | Simulation that transfers port values of a design block via a configuration block of a programmable device |
JP2008310727A (ja) * | 2007-06-18 | 2008-12-25 | Toshiba Corp | シミュレーション装置及びシミュレーション方法 |
JP5505781B2 (ja) * | 2008-02-04 | 2014-05-28 | 日本電気株式会社 | トレース・障害観測システム、トレース・障害観測方法及びトレース・障害観測プログラム |
US8407037B2 (en) * | 2008-11-05 | 2013-03-26 | Qualcomm, Incorporated | Methods and apparatus for clock simulation with calibration |
US8392917B2 (en) * | 2009-03-30 | 2013-03-05 | Microsoft Corporation | Timer access from user mode through a shared memory page |
US9112625B2 (en) * | 2010-06-21 | 2015-08-18 | Guansong Zhang | Method and apparatus for emulating stream clock signal in asynchronous data transmission |
US9946823B2 (en) * | 2013-08-12 | 2018-04-17 | Mentor Graphics Corporation | Dynamic control of design clock generation in emulation |
-
2011
- 2011-04-26 US US13/643,604 patent/US9639639B2/en active Active
- 2011-04-26 WO PCT/JP2011/060148 patent/WO2011136212A1/ja active Application Filing
- 2011-04-26 JP JP2012512851A patent/JP5884729B2/ja active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08320804A (ja) * | 1994-03-09 | 1996-12-03 | Texas Instr Inc <Ti> | クロックドメインにおける試験インターフェースの分散制御を備えるエミュレーション装置、システムおよび方法 |
JP2005084957A (ja) * | 2003-09-09 | 2005-03-31 | Nec Corp | 回路動作検証装置および方法 |
JP2008287462A (ja) * | 2007-05-17 | 2008-11-27 | Nec Electronics Corp | エミュレータ及びエミュレーション方法 |
Also Published As
Publication number | Publication date |
---|---|
JP5884729B2 (ja) | 2016-03-15 |
JPWO2011136212A1 (ja) | 2013-07-22 |
US9639639B2 (en) | 2017-05-02 |
US20130055181A1 (en) | 2013-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102190879B1 (ko) | 프로세서 타일들 간의 동기화 | |
KR102263078B1 (ko) | 복수-타일 복수-칩 프로세싱 구성에서의 동기화 | |
KR102161683B1 (ko) | 호스트 프로세서와의 동기화 | |
KR102262483B1 (ko) | 복수-타일 프로세싱 구성에서의 동기화 | |
WO2021007131A1 (en) | Quiesce reconfigurable data processor | |
US8359186B2 (en) | Method for delay immune and accelerated evaluation of digital circuits by compiling asynchronous completion handshaking means | |
US20150149843A1 (en) | Integrated circuit with a high-speed debug access port | |
EP2860640B1 (en) | Systems and methods of using an SPI controller | |
JPH0713945A (ja) | 演算処理部および制御・記憶部分離型マルチプロセッサ ・システムのバス構造 | |
US20140331014A1 (en) | Scalable Matrix Multiplication in a Shared Memory System | |
EP3729261B1 (en) | A centralized-distributed mixed organization of shared memory for neural network processing | |
CN103258074B (zh) | 使用部分重构在可编程电路上实施外围器件的方法和装置 | |
KR20210033996A (ko) | 전용 저 레이턴시 링크를 사용한 다수의 하드웨어 가속기에 대한 통합된 어드레스 공간 | |
US11036546B1 (en) | Multi-threaded shared memory functional simulation of dataflow graph | |
CN104094222A (zh) | 到芯片外辅助执行单元的外部辅助执行单元接口 | |
KR101056153B1 (ko) | 배리어 동작들의 조건부 브로드캐스트를 위한 방법 및 장치 | |
EP2161663B1 (en) | Information processing apparatus and method for reconfiguring information processing apparatus | |
US10120815B2 (en) | Configurable mailbox data buffer apparatus | |
CN108304344B (zh) | 计算单元及其运行方法 | |
JP5884729B2 (ja) | 論理回路エミュレータ及び論理回路エミュレータの制御方法 | |
CN101770357A (zh) | 减少处理器中的指令冲突 | |
US11256648B1 (en) | Virtual hot plug system and method for PCIe devices | |
Wingard | Socket-based design using decoupled interconnects | |
CN114662432A (zh) | 片上微网络和微扇区基础结构 | |
US11163605B1 (en) | Heterogeneous execution pipeline across different processor architectures and FPGA fabric |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11774993 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2012512851 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13643604 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 11774993 Country of ref document: EP Kind code of ref document: A1 |