WO2011071639A2 - Charge de batterie à modulation de largeur d'impulsion - Google Patents

Charge de batterie à modulation de largeur d'impulsion Download PDF

Info

Publication number
WO2011071639A2
WO2011071639A2 PCT/US2010/056014 US2010056014W WO2011071639A2 WO 2011071639 A2 WO2011071639 A2 WO 2011071639A2 US 2010056014 W US2010056014 W US 2010056014W WO 2011071639 A2 WO2011071639 A2 WO 2011071639A2
Authority
WO
WIPO (PCT)
Prior art keywords
voltage
charge
battery
charger
management system
Prior art date
Application number
PCT/US2010/056014
Other languages
English (en)
Other versions
WO2011071639A3 (fr
Inventor
Weibiao Zhang
Mark A. Hamlett
J. Randall Cooper
Original Assignee
Texas Instruments Incorporated
Texas Instruments Japan Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Incorporated, Texas Instruments Japan Limited filed Critical Texas Instruments Incorporated
Priority to JP2012543118A priority Critical patent/JP2013514050A/ja
Priority to CN2010800556559A priority patent/CN102656767A/zh
Publication of WO2011071639A2 publication Critical patent/WO2011071639A2/fr
Publication of WO2011071639A3 publication Critical patent/WO2011071639A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H02J7/00302—Overcharge protection
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H02J7/00306—Overdischarge protection
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/007—Regulation of charging or discharging current or voltage
    • H02J7/0071—Regulation of charging or discharging current or voltage with a programmable schedule
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/02—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries for charging batteries from AC mains by converters
    • H02J7/04—Regulation of charging current or voltage

Definitions

  • Some electronic devices 100 that operate with a rechargeable battery 102 have a battery management system 104 between a charger 106 and the battery 102 for controlling the charging, and sometimes the discharging, of the battery 102, as shown in a simplified prior art schematic diagram in Fig. 1.
  • the battery management system 104 usually includes a battery management system chip 108, with various internal integrated circuit components, along with a discharge FET 110, a charge FET 112 and a sense resistor 114 external to the battery
  • the control enabled by the battery management system 104 can be essential for batteries that can overheat or become damaged due to improper charging techniques. For example, when a Li-Ion (Lithium- Ion) battery is fully, or almost fully, discharged, the charge current applied to it during recharging must be considerably smaller than the charge current that can be applied when the battery still has most of its charge. Otherwise, if a relatively high charge current is applied to a fully discharged Li-Ion battery, the battery may overheat and become damaged and/or can damage other nearby components.
  • Li-Ion Lithium- Ion
  • a pre-charge mode a relatively low pre-charge current is usually applied to the battery 102.
  • a fast-charge mode a higher fast-charge current, sometimes as much as ten times higher than the pre-charge current, is usually applied to the battery 102.
  • the cutoff point between the pre-charge mode and the fast-charge mode is commonly called the "fast-charge threshold voltage.”
  • the fast-charge threshold voltage is determined by the voltage level of either the voltage of the battery 102 (at node BAT) or the voltage from the charger 106 (at node PACKP), which is pulled down by the battery 102 when electrically connected thereto by the FETs 110 and 112.
  • the charger 106 is designed to sense when its output voltage (at node
  • the charger 106 limits itself to generating the lower pre- charge current. And upon detecting that the voltage at PACKP is higher than the fast-charge threshold voltage, the charger 106 generates the higher fast-charge current.
  • the battery management system chip 108 is typically designed to sense when either the voltage at PACKP or the voltage at BAT indicates which of the pre-charging and fast-charging modes must be used.
  • Some other techniques use the discharge FET 110 and the charge FET 112, without additional components external to the battery management system chip 108, to control the pre-charge mode. For example, tying the VCC and CHG nodes of the battery management system chip 108 (source and gate of the charge FET 112, respectively) together during the pre- charge mode would allow the charge FET 112 to turn on and the parasitic diode of the discharge FET 110 to be forward biased, so the pre-charge current from the charger 106 can charge the battery 102 when the voltage (at node BAT) of the battery 102 is very low.
  • the disadvantage of this example is that if the voltage of the battery 102 is too low, e.g. almost zero, then it is very likely that the VCC will be pulled down below the minimum operating voltage of the battery management system chip 108, so the status of the battery 102 cannot be updated and battery- protection functions are not operational.
  • PWM Pulse Wave Modulation
  • the outputs of two comparators 122 and 124 operate the switches 118 and 120, respectively, based on the voltage from the charger 106 (at node PACKP) compared to lower and upper threshold voltages V_l and V_2, respectively.
  • the upper threshold voltage V_2 is selected to be greater than the lower threshold voltage V_l, as shown in Fig. 2. Additionally, both threshold voltages V_l and V_2 are selected to be lower than the fast-charge threshold voltage V_fc and greater than the minimum operating voltage V_min of the battery management system chip 108.
  • the turning on and off of the charge FET 112 causes the voltage from the charger at PACKP to be electrically connected to and disconnected from, respectively, the battery 102 at BAT, so the voltage at PACKP (V_packp) is pulled down and up, respectively, by the battery 102 and the charger 106, respectively.
  • This cycle repeats as long as the voltage of the battery 102 (V_batt) is low enough to pull the voltage at PACKP below the lower threshold voltage V_l, as illustrated by simplified voltage and current graphs in Fig. 2.
  • V_packp, V_chg and charge current between times T2 and T3 are exaggerated. And the V_chg graph has been smoothed out and idealized after time T3.
  • V_packp the voltage at PACKP (V_packp) may not only overshoot V_2, but also overshoot the fast-charge voltage threshold V_fc, as shown, in each on/off cycle of the charge FET 112.
  • V_packp would thus be limited only by the maximum output voltage (V_max) of the charger 106.
  • This cycling may continue during the time from the start of the pre-charging mode (at time T2) to the time at which the voltage of the battery 102 (V_batt) rises to the level of the lower threshold voltage V_l (at time T3), at which time the outputs of the comparators 122 and 124 cease to cycle back and forth, because the voltage of the battery 102 no longer pulls the voltage at PACKP
  • V_packp below V_l.
  • the battery charging procedure inappropriately enters the fast-charging mode, so the charge current rises to the fast- charge level (I_fc), only to drop back to the pre-charge level (I_pc) when the V_packp drops back below V_fc.
  • the repeated application of the fast-charge current can cause the severe overheating problems for the battery 102.
  • V_packp the voltage at PACKP
  • V_packp may not only overshoot V_l (on the down swing), but also risk overshooting the minimum operating voltage V_min of the battery management system chip 108 in each on/off cycle of the charge FET 112. If that situation were to happen, then the battery management system chip 108 would not be able to control the function of the battery
  • FIG. 1 is a simplified schematic diagram of a prior art electronic device having a prior art battery management system for charging a battery by a charger.
  • Fig. 2 is a simplified graph of voltages and a current at selected nodes in the simplified prior art schematic diagram shown in Fig. 1.
  • FIG. 3 is a simplified schematic diagram of an electronic device having a battery management system for charging a battery by a charger according to an embodiment of the present invention.
  • Fig. 4 is a simplified graph of voltages and a current at selected nodes in the simplified schematic diagram shown in Fig. 3 in accordance with an embodiment of the present invention.
  • FIG. 5 is a simplified schematic diagram of an alternative electronic device having an alternative battery management system for charging a battery by a charger according to another embodiment of the present invention.
  • FIG. 6 is a simplified schematic diagram of another alternative electronic device having another alternative battery management system for charging a battery by a charger according to yet another embodiment of the present invention.
  • An example electronic device 200 e.g. cell phone, PDA, MP3 player, notebook computer, etc. that operates with a rechargeable battery 202 (such as a Li-Ion battery) under control of a battery management system 204 (incorporating an embodiment of the present invention) between a charger 206 and the battery 202 is shown in a simplified schematic diagram in Fig. 3.
  • the battery management system 204 generally includes a discharge FET 208, a charge FET 210, a battery management system chip 212 and a sense resistor 214.
  • the voltage (at PACKP) from the charger 206 is applied to the battery 202 (at BAT) through the discharge FET 208 and the charge FET 210 under control of the battery management system chip 212.
  • the charge FET 210 is controlled by the battery management system chip 212 to turn on and off relatively slowly during the pre-charging mode.
  • the electrical connection between the voltage (at PACKP) from the charger 206 and the battery 202 (at BAT) is increased and decreased, respectively, relatively slowly, which results in a relatively slow pulling down and pulling up, respectively, of the voltage (at PACKP) due to the battery 202 and the charger 206, respectively.
  • the relatively slow decrease and increase of the voltage (at PACKP) from the charger 206 gives the battery management system chip 212 time to respond to the change in the voltage (at PACKP) and make the appropriate change to the charge FET 210 to maintain the voltage (at PACKP) with such a small ripple as to be "close” to a DC voltage.
  • the voltage (at PACKP) is held relatively steady within a very narrow range between the fast-charge threshold voltage of the battery 202 and the minimum operating voltage of the battery management system chip 212, without consuming excessive power to drive the charge FET 210 or requiring excessive tolerances in the manufacture of any of the components described herein.
  • FIG. 3 depicts a simplified version of the electronic device 200, so there may be many additional components of the electronic device 200 in addition to those shown and described herein. Furthermore, some of the additional components that are not shown may be placed in between some of the components that are shown without detracting from the invention. The following description, therefore, is representative only and is provided for illustrative purposes with the understanding that such additional components may subtly alter the real world functioning and characteristics of some the components shown and described herein.
  • PACKP is generally connected to the drain of the discharge FET 208 and to the battery management system chip 212.
  • the gate of the discharge FET 208 is connected to a "DSG" node of the battery management system chip 212.
  • the source of the discharge FET 208 is connected to the VCC of the battery management system chip 212 and the source of the charge FET 210.
  • the gate of the charge FET 210 is connected to a "CHG" node of the battery management system chip 212.
  • the drain of the charge FET 210 is connected to the positive terminal of the battery 202 at BAT, which is also connected to the battery management system chip 212.
  • the negative terminal of the battery 202 is connected to the positive end of the sense resistor 214, which is also connected to an "SRP" (sense resistor positive) node of the battery management system chip 212.
  • the negative end of the sense resistor 214 is connected to an "SRN” (sense resistor negative) node of the battery management system chip 212, to ground 216 and to a return line of the charger 206 at PACKN.
  • the discharge FET 208 and the charge FET 210 are turned on.
  • both the discharge FET 208 and the charge FET 210 are turned on to maintain the electrical connection from the charger 206 at PACKP to the battery 202 at BAT.
  • the battery 202 generally pulls the voltage from the charger 206 down to the voltage level of the battery 202. When the battery 202 is fully charged, this voltage pull-down is insignificant. When the charge of the battery 202 is zero or very low, however, the battery management system chip 212 detects a low voltage either by the voltage of the battery 202 at BAT or by the pulled- down voltage from the charger 206 at PACKP (or at VCC). And in response, the battery management system chip 212 puts the battery management system 204 into the pre-charge mode to charge the battery 202.
  • most chargers 206 can sense this voltage level and adjust the output current accordingly to enter either the pre-charge mode or the fast-charge mode.
  • the battery management system chip 212 puts the battery management system 204 into the fast- charge mode to charge the battery 202 quickly. Additionally, if the charger 206 is a smart charger, the charger 206 senses the voltage at PACKP and outputs a relatively high fast-charge current. On the other hand, if the battery 202 is sufficiently discharged that the voltage at BAT, or at PACKP, is below the fast-charge threshold voltage, the battery management system chip 212 puts the battery management system 204 into the pre-charge mode, as described below, to charge the battery 202 (and to maintain the voltage at VCC above the minimum operating voltage of the battery management system chip 212) until conditions allow a switch to the fast- charge mode.
  • the fast-charge threshold voltage a certain voltage level
  • the charger 206 senses the lower voltage at PACKP and outputs a relatively low pre-charge current during the pre-charge mode. Furthermore, if the charger 206 is a smart charger, it is preferable for the charger 206 and the battery management system 204 to use approximately the same fast-charge threshold voltage in order to best work together in the pre-charge and fast-charge modes.
  • the battery management system chip 212 In the fast-charge mode, the battery management system chip 212 preferably maintains the gate drive voltage signals at both the DSG node and the CHG node at full power, so the maximum available voltage from the charger 206 can be applied to the battery 202 to charge the battery 202 as quickly as possible.
  • the battery management system chip 212 In the pre-charge mode, on the other hand, the battery management system chip 212 preferably maintains the gate drive voltage signal at the DSG node at full power, but increases and decreases the gate drive voltage signal at the CHG node in response to the level of the voltage from the charger 206 at PACKP. In other words, the discharge FET 208 is maintained fully on to allow current from the charger 206 to pass at maximum capacity. But the gate drive voltage of the charge FET 210 is ramped up and ramped down, as described below.
  • the battery management system chip 212 detects that the voltage at PACKP is above another certain level (referred to herein as the pre-charge threshold voltage), so the battery management system chip 212 applies the gate drive voltage signal at the CHG node. (The pre- charge threshold voltage is below the fast-charge threshold voltage and above the minimum operating voltage of the battery management system chip 212.) As a result, the electrical connection increases through the charge FET 210 between the charger 206 at PACKP and the battery 202 at BAT.
  • the pre-charge threshold voltage is below the fast-charge threshold voltage and above the minimum operating voltage of the battery management system chip 212.
  • the battery management system chip 212 detects that the voltage at PACKP is below the pre-charge threshold voltage, the battery management system chip 212 decreases the gate drive voltage signal at the CHG node.
  • the electrical connection decreases through the charge FET 210 between the charger 206 at PACKP and the battery 202 at BAT, thereby decreasing the effect of the voltage of the battery 202 on the voltage at PACKP. Consequently, the charger 206 pulls up the voltage at PACKP towards the maximum output voltage level of the charger 206 before the voltage at PACKP (and consequently at VCC) falls below the minimum operating voltage of the battery management system chip 212.
  • the battery management system chip 212 again increases the gate drive voltage signal at the CHG node, with the consequent results repeating.
  • the battery management system 204 therefore, cycles through increasing and decreasing the gate drive voltage signal at the CHG node, increasing and decreasing the electrical connection through the charge FET 210 and correspondingly decreasing and increasing the voltage at PACKP below and above the pre-charge threshold voltage until the voltage of the battery 202 rises above the pre-charge threshold voltage.
  • the battery management system chip 212 no longer detects that the voltage at PACKP is below the pre-charge threshold voltage, so the battery management system chip 212 maintains the gate drive voltage signal at the CHG node at maximum level.
  • the net effect during the pre-charge mode when the voltage of the battery 202 is below the pre-charge threshold voltage, is to maintain the voltage at PACKP within a relatively small range above and below the pre-charge threshold voltage that is below the fast charge threshold voltage. This voltage level is maintained without having to drive the charge FET 210 as rapidly as was required in the prior art described above due to the components and operation of the battery management system chip 212 described below.
  • the battery management system chip 212 generally includes a controller 218, a DSG (discharge) charge pump 220, a CHG (charge) charge pump 222 and a comparator 224, in accordance with some embodiments of the present invention.
  • the outputs of the DSG charge pump 220 and the CHG charge pump 222 are connected to the DSG node and CHG node, respectively.
  • the input voltage from the charger 206 at PACKP is supplied to the comparator 224.
  • the controller 218 receives the input voltage signals (or converted digital data indicative of the voltages) from the charger 206 at PACKP (or at VCC), from the SRP and SRN nodes and from the battery 202 at BAT.
  • the sense resistor 214 in series with the battery 202 is used to sense the current and provide a voltage between SRP and SRN, which is used further for protecting the battery 202 from over-charging or over-discharging.
  • the controller 218 may be any appropriate application- specific integrated circuit or programmable general purpose micro-controller capable of the functions, or having the features, described herein. In response to the inputs thereto, the controller 218 controls the operation of the battery management system 204, including the battery management system chip 212. In some embodiments, the controller 218 produces enable signals 226 and 228 to control the DSG charge pump 220 and the CHG charge pump 222, respectively. Additionally, the controller 218 produces a pulse width modulation enable (PWM_EN) signal 230 to control the comparator 224 and the CHG charge pump 222 for pulse width modulation during the pre- charging mode.
  • PWM_EN pulse width modulation enable
  • the comparator 224 In response to the PWM_EN signal 230, the comparator 224 outputs a control signal 232 (based on the voltage at PACKP and a reference voltage 234 set to the level of the pre-charge threshold voltage), which also controls the pulse width modulation of the CHG charge pump 222, as described below.
  • the DSG charge pump enable signal 226 is asserted by the controller 218 when the controller 218 determines that the voltage of the battery 202 is sufficient for operation of the electronic device 200 or when the voltage at PACKP indicates that the charger 206 is attached and supplying power for the electronic device 200.
  • the DSG charge pump 220 turns on and outputs the DSG drive voltage at the DSG node to drive the gate of the discharge FET 208.
  • the controller 218 de-asserts the DSG charge pump enable signal 226 to turn off the discharge FET 208. With the discharge FET 208 turned off, the battery 202 cannot continue to discharge and power the electronic device 200. In this manner, the battery 202 is prevented from discharging so much as to lose its recharging capability.
  • assertion of the CHG charge pump enable signal 228 and the PWM_EN signal 230 by the controller 218 depend on whether fast-charge mode or pre-charge mode is to be used.
  • the CHG charge pump enable signal 228, for instance, is asserted by the controller 218 when the charger 206 is attached for charging the battery 202 (and powering the electronic device 200) and the controller 218 determines that the voltage of the battery 202 at BAT indicates that the fast-charge mode is to be used for charging the battery 202.
  • the controller 218 may make this determination based on whether the voltage from the charger 206 at PACKP, after the FETs 208 and 210 have been turned on at least once and the voltage of the battery 202 has had a chance to pull down the voltage from the charger 206, indicates that the fast-charge mode is to be used.)
  • the CHG charge pump 222 In response to receiving the CHG charge pump enable signal 228, the CHG charge pump 222 outputs a CHG drive voltage at the CHG node to drive the gate of the charge FET 210 at its maximum drive voltage, so the charge FET 210 can quickly allow the maximum electrical connection between PACKP and BAT.
  • the controller 218 asserts the PWM_EN signal
  • the PWM_EN signal 230 activates the comparator 224 and the CHG charge pump 222.
  • the comparator 224 asserts the control signal 232 (e.g. outputs a logic high voltage) when the voltage at PACKP is greater than the reference voltage 234, which is set to the level of the pre-charge threshold voltage, and de-asserts the control signal 232 (e.g. outputs a logic low voltage) when the voltage at PACKP is less than the reference voltage 234.
  • the control signal 232 is applied to the comparator 224.
  • the CHG charge pump 222 When activated by the PWM_EN signal 230, the CHG charge pump 222 generates the CHG drive voltage at the CHG node only when the control signal 232 is asserted by the comparator 224. In other words, in the pre-charge mode, the CHG charge pump 222 increases the CHG drive voltage when the voltage at PACKP is greater than the pre-charge threshold voltage and decreases the CHG drive voltage when the voltage at PACKP is less than the pre-charge threshold voltage, as determined by the comparator 224.
  • the CHG charge pump 222 preferably has somewhat different characteristics in response to the PWM_EN signal 230 and the control signal 232 than it has in response to the CHG charge pump enable signal 228.
  • the CHG charge pump 222 responds to the CHG charge pump enable signal 228 by maximizing the CHG drive voltage as quickly as possible
  • the CHG charge pump 222 responds (by conventional means) to the PWM_EN signal 230 and the control signal 232 by more slowly increasing (and decreasing) the CHG drive voltage.
  • the CHG charge pump 222 is used during pre-charging in a "regulated" mode in which it pulls up and pulls down the CHG drive voltage relatively gradually.
  • the charge FET 210 increases and decreases the electrical connection between PACKP and BAT relatively slowly in response thereto. And since the electrical connection between PACKP and BAT changes relatively slowly, compared to the prior art described above, the voltage from the charger 206 at PACKP is pulled down and pulled up relatively slowly too.
  • the comparator 224 is able to respond to the changes in the voltage at PACKP (and the signal changes that result from the changes in the voltage at PACKP are able to propagate through the battery management system 204) before the voltage at PACKP can transition too far up or down.
  • the voltage at PACKP appears to be relatively stable, almost a DC voltage, compared to the prior art voltage at PACKP (V_packp) shown in Fig. 2, as is described below with reference to Fig. 4.
  • V_batt illustrates a simplified response characteristic for the voltage of the battery 202 at BAT, in accordance with an embodiment of the present invention.
  • the graph labeled V_packp illustrates a simplified response characteristic for the voltage from the charger 206 at PACKP, in accordance with an embodiment of the present invention.
  • the graph labeled V_chg illustrates a simplified response characteristic for the CHG drive voltage applied to the gate of the charge FET 210, in accordance with an embodiment of the present invention.
  • the graph segment labeled V_chg' illustrates an alternative response characteristic for the CHG drive voltage applied to the gate of the charge FET 210, in accordance with an embodiment of the present invention.
  • the graph labeled charge current illustrates a simplified response characteristic for the current produced by the charger 206 (a "smart" charger, in this example, as defined above) to charge the battery 202, in accordance with an embodiment of the present invention.
  • the voltage level labeled V_min represents an example level for the minimum operating voltage of the battery management system chip 212.
  • the voltage level labeled V_pc represents an example level for the pre-charge threshold voltage.
  • the voltage level labeled V_fc represents an example level for the fast-charge threshold voltage.
  • the voltage level labeled V_max represents an example level for the maximum output voltage of the charger 206.
  • the current level labeled I_pc represents an example level for the pre-charge current output by the charger 206.
  • the current level labeled I_fc represents an example level for the fast- charge current output by the charger 206.
  • Time Tl indicates a representative start time for connecting the charger 206 to the electronic device 200 to charge the battery 202.
  • the battery management system 204 powers up and voltages stabilize.
  • the voltage from the charger 206 at PACKP (V_packp graph) during the T1-T2 interval goes high (up to V_max) to enable the electronic device 200 to power-up.
  • the CHG drive voltage applied to the gate of the charge FET 210 (V_chg graph) remains low (almost zero) at first, which keeps the charge FET 210 turned off to prevent the voltage from the charger 206 at PACKP from being applied to the battery 202 before it can be determined whether the pre-charge mode must be used.
  • the V_chg graph rises near the end of the T1-T2 interval as the CHG charge pump 222 begins to generate the CHG drive voltage to initially turn on the charge FET 210. (Not shown is the DSG drive voltage applied to the gate of the discharge FET 208, which goes high shortly before the CHG drive voltage.)
  • the battery 202 for this example, is near fully discharged, so the voltage of the battery 202 at BAT (V_batt graph) is very low in the T1-T2 interval.
  • the voltage of the battery 202 at BAT (V_batt graph) is not zero since it is assumed that the battery management system 204 does not allow the battery 202 to become fully depleted.
  • the voltage of the battery 202 is below the pre-charge threshold voltage V_pc.
  • the current from the charger 206 (charge current graph) preferably starts out at the lower pre-charge current level I_pc, since the charger 206 has not yet determined whether it can enter the fast-charge mode, and it is not desirable to apply the higher fast-charge current I_fc to the battery management system 204 or the battery 202 before this determination is made.
  • V_chg graph the CHG drive voltage
  • V_packp graph the initial voltage of the battery 202
  • V_batt graph the voltage from the charger 206 at PACKP is pulled down below the fast- charge threshold V_fc, so the battery management system 204 enters the pre-charge mode, as described above.
  • V_packp graph As a result, once the voltage at PACKP (V_packp graph) is further pulled down below the pre-charge threshold voltage V_pc, the voltage at PACKP (V_packp graph) begins to oscillate, or "ring” or “ripple", a relatively small amount around the pre-charge threshold voltage V_pc, as described above. This ripple continues throughout the T2-T3 interval. Since the voltage from the charger 206 at PACKP is now connected to the battery 202, the voltage of the battery 202 at BAT (V_batt graph) begins to rise as the battery 202 begins to be re-charged.
  • V_chg graph The CHG drive voltage applied to the gate of the charge FET 210 (V_chg graph) also rises relatively parallel to the V_batt graph, but with some oscillation due to the cycling of the CHG charge pump 222, described above.
  • the charge current graph stays relatively steady at the pre-charge current level I_pc, albeit typically with some oscillations (not shown), during the T2-T3 interval.
  • the voltage at PACKP (V_packp graph) is no longer pulled down below the pre- charge threshold voltage V_pc.
  • the voltage at PACKP (V_packp graph) no longer ripples above and below the pre-charge threshold voltage V_pc, since the comparator 224 and the CHG charge pump 222 no longer change their outputs. Therefore, the voltage at PACKP (V_packp graph) remains pulled down almost to (or negligibly higher than) the level of the voltage of the battery 202 at BAT (V_batt graph) during the T3-T4 interval.
  • the voltage of the battery 202 at BAT (V_batt graph) continues to rise as the battery 202 continues to re-charge.
  • the CHG drive voltage applied to the gate of the charge FET 210 also generally stops oscillating at about T3, since the CHG charge pump 222 no longer changes its output. Instead, the CHG drive voltage applied to the gate of the charge FET 210 (V_chg graph) begins to rise steadily until it levels off at its maximum. Furthermore, the charge current graph continues relatively steady at the pre-charge current level I_pc, since the voltage at PACKP (V_packp graph) has not yet risen above the fast-charge threshold voltage V_fc, so the battery management system 204 and the charger 206 are still in the pre-charge mode.
  • V_packp graph the voltage at PACKP (V_packp graph) is no longer pulled down below the fast- charge threshold voltage V_fc.
  • the charger 206 and the battery management system chip 212 detect that the fast-charge mode can be used.
  • the charger 206 begins to generate the fast-charge current, so the charge current graph rises from the pre-charge current level I_pc to the fast-charge current level I_fc immediately after time T4.
  • the CHG drive voltage applied to the gate of the charge FET 210 (V_chg graph) already leveled off at its maximum in the T3-T4 interval, so there is no noticeable change in the V_chg graph.
  • V_chg' graph illustrates a representative alternative situation in which the CHG charge pump 222 has not yet driven its output to the maximum output voltage by time T4.
  • the rate of increase of the CHG drive voltage applied to the gate of the charge FET 210 (V_chg' graph) suddenly increases too, i.e. the slope of the V_chg' graph increases at time T4, until the CHG drive voltage applied to the gate of the charge FET 210 (V_chg' graph) levels off at its maximum.
  • V_packp graph makes a very slight increase above the level of the voltage of the battery 202 at BAT (V_batt graph), but remains generally parallel to the V_batt graph, after time T4.
  • the voltage of the battery 202 at BAT (V_batt graph) continues to rise until the end of the battery charging procedure at time T5.
  • the V_max value was about 4.2 V
  • the V_min value was about 2.0 V.
  • the V_fc value was about 2.8 V
  • the V_fc value in the example in Fig. 4 was stricter at about 2.5 V.
  • the V_l and V_2 values in Fig. 2 were about 2.2 V and 2.4 V, respectively, which allow for about a 200 mV margin above the V_min value.
  • the V_pc value in Fig. 4 was about 2.1 V, which allows only for about a 100 mV margin above the V_min value, a much tighter restriction.
  • the prior art V_chg graph segment in Fig. 2 exhibits an amplitude swing of up to about 1.9 V. Additionally, the prior art V_packp graph segment exhibits an amplitude swing of up to about 2.0 V. In order to produce the prior art V_packp and V_chg graph segments with these amplitude swings with the above example settings, the prior art example of Figs. 1 and 2 had to be driven with enough power to achieve about a 2 microsecond response time for the performance of the components thereof.
  • the V_chg graph segment in Fig. 4 exhibits an amplitude swing of up to only about 0.25 V to 0.4 V, almost a five-fold to eight-fold improvement over the prior art example. Additionally, the V_packp graph segment in Fig. 4 exhibits an amplitude swing of up to only about 200 mV (2.2 V - 2.0 V), an order of magnitude, or ten-fold, improvement over the prior art example. Furthermore, in order to produce the representative V_packp and V_chg graph segments with these amplitude swings with the above settings, the embodiment of Figs.
  • Fig. 5 illustrates an alternative electronic device 236 that includes some representative alternative designs for portions thereof.
  • an alternative embodiment battery management system 238 controls the charging of a battery 240 by a charger 242.
  • the charger 242 is not a "smart" charger, as described above, that can sense the voltage level at its output and can adjust the output current accordingly to enter either the pre-charge mode or the fast-charge mode.
  • the charger 242 such as some simple DC/DC converters, outputs a single current level.
  • the battery management system 238 for this alternative therefore, is adapted to limit the current when necessary for the pre-charge mode.
  • the battery management system 238 generally includes a discharge FET 244, a charge FET 246, a battery management system chip 248, a sense resistor 250 and a current limiter circuit 252.
  • the discharge FET 244 and the charge FET 246 may be similar to the discharge FET 208 and the charge FET 210, respectively, of the embodiment shown in Fig. 3. Additionally, the discharge FET 244 and the charge FET 246 may be connected to VCC, BAT, DSG and CHG similar to the discharge FET 208 and the charge FET 210. However, the discharge FET 244 is preferably connected to an output of the current limiter circuit 252 at PACKP', instead of directly to the output of the charger 242 at PACKP.
  • the current limiter circuit 252 is connected to the output of the charger 242 at PACKP, so as to limit the current from the charger 242 when necessary for pre-charge mode.
  • the battery 240 is preferably connected to the charge FET 246 and the sense resistor 250, similar to the battery 202 shown in Fig. 3.
  • the sense resistor 250 similar to the sense resistor 214 shown in Fig. 3, is preferably connected to the SRP node and the SRN node of the battery management system chip 248, to ground 254 and to a return line of the charger 242 at PACKN.
  • the battery management system chip 248 generally has a controller 256, a DSG
  • the controller 256 receives the voltage at either PACKP' (as shown) or PACKP and/or at BAT in order to determine, as described above with respect to the controller 218, whether to use the pre-charge mode or the fast-charge mode.
  • the controller 256 asserts a limit current signal 266 to the current limiter circuit 252 when it determines that the pre-charge mode is to be used.
  • the current limiter circuit 252 limits the current from the charger 242 to the lower pre-charge current, but preferably maintains the voltage at PACKP' at about the same level as the voltage at PACKP.
  • the limit current signal 266 may be the PWM_EN signal 230 (Fig. 3) in alternative embodiments in which the CHG charge pump 260 and the comparator 262 are essentially the same as the CHG charge pump 222 and the comparator 224, respectively, (Fig. 3) and the controller 256 generates the PWM_EN signal 230 and the CHG charge pump enable signal 228 to control the CHG charge pump 260 and the comparator 262, as described above.
  • the PWM_EN signal 230 would control the CHG charge pump 260, the comparator 262 and the current limiter circuit 252 to put the battery management system 238 in the pre-charge mode.
  • the controller 256 does not generate the PWM_EN signal 230. Therefore, the limit current signal 266 is separately generated by the controller 256 (depending on the voltage at PACKP', PACKP or BAT) to cause the current limiter circuit 252 to limit the charge current to the lower pre-charge current.
  • a single enable signal 268 is used to control the CHG charge pump 260.
  • the comparator 262 is simply always on. In this alternative, therefore, the comparator 262 switches its output as the voltage at PACKP' (or PACKP) rises and falls above and below the pre-charge threshold voltage (i.e. the reference voltage 264), but maintains a steady output once the voltage of the battery 240 at BAT increases sufficiently that the voltage at PACKP' (or PACKP) no longer falls below the pre-charge threshold voltage.
  • the CHG charge pump 260 increases and decreases its output, as described above, in response to the output of the comparator 262. And after the comparator 262 stops changing its output, the CHG charge pump 260 maintains its response characteristic regardless of whether the battery management system 238 is in the pre-charge or fast-charge mode. Therefore, this alternative may be used, for example, in embodiments in which it is sufficient for the action of the CHG charge pump 260 to remain the same during the fast-charge mode as it is during the pre-charge mode, and the power consumed by the comparator 262 is insignificant even when the comparator 262 is not needed for changing its output.
  • Embodiments that work with a smart charger may incorporate either of the alternatives of including (Fig. 3) or not including (Fig. 5) the PWM_EN signal 230. And embodiments that do not use a smart charger (Fig. 5) may also incorporate either of the alternatives of including (Fig. 3) or not including (Fig. 5) the PWM_EN signal 230.
  • Fig. 6 illustrates another alternative electronic device 270 that includes some additional alternative designs for portions thereof.
  • another alternative battery management system 272 controls the charging of a battery 274 by a charger 276.
  • the alternative battery management system 272 generally includes a discharge FET 278, a charge FET 280, a battery management system chip 282 and a sense resistor 284.
  • the discharge FETs 208 and 244 and the charge FETs 210 and 246 are depicted as NMOS FETs. In the embodiment of Fig. 6, however, the discharge FET 278 and the charge FET 280 are shown as PMOS FETs.
  • the discharge FET 278 and the charge FET 280 may be connected to the PACKP,
  • the battery 240 is preferably connected to the charge FET 280 and the sense resistor 284, similar to the batteries 202 and 240 shown in Figs. 3 and 5.
  • the sense resistor 284 similar to the sense resistors 214 and 250 shown in Figs. 3 and 5, is preferably connected to the SRP node and the SRN node of the battery management system chip 282, to ground 286 and to a return line of the charger 276 at PACKN.
  • the charger 276 is assumed to be a smart charger, as described above, since the battery management system 272 is not adapted to limit the current when necessary for the pre-charge mode. Therefore, no current limiter circuit (e.g. 252 in Fig. 5) is shown. However, it is understood that the embodiment shown in Fig. 6 could be adapted to include such a current limiter 252 in order to work with a charger that is not a smart charger.
  • the battery management system chip 282 generally includes a controller 288, a
  • the controller 288, the comparator 294 and the reference voltage 296 are similar to the controller 218, the comparator 224 and the reference voltage 234 described above with reference to Fig. 3.
  • input signals from PACKP, VCC, BAT, SRP and SRN to the controller 288 in Fig. 6 are similar to the input signals from PACKP, VCC, BAT, SRP and SRN to the controller 218 in Fig. 3.
  • DSG push-pull output driver enable signal 298, CHG push-pull output driver enable signal 300, PWM_EN signal 302 and control signal 304 in Fig. 6 are similar to the control and enable signals 226, 228, 230 and 232, respectively, in Fig. 3.
  • DSG and CHG push-pull output drivers 290 and 292 instead of charge pumps, to produce the gate drive signals at DSG and CHG, respectively, to drive the discharge FET 278 and the charge FET 280, respectively.
  • the DSG push-pull output driver 290 drives the gate of the discharge FET 278, in response to the DSG push-pull output driver enable signal 298, with an overall similar result in the function of the discharge FET 278 as in the function of the discharge FET 208 or 244 (Fig. 3 or 5), as described above.
  • the CHG push-pull output driver 292 drives the gate of the charge FET 280, in response to the CHG push-pull output driver enable signal 300, the PWM_EN signal 302 and the control signal 304, with an overall similar result in the function of the charge FET 280 as in the function of the charge FET 210 or 246 (Fig. 3 or 5), as described above. Therefore, whereas the CHG push-pull output driver 292 responds to the CHG push-pull output driver enable signal 300 by turning on the charge FET 280 as quickly as possible, the CHG push-pull output driver 292 responds (by conventional means) to the PWM_EN signal 302 and the control signal 304 by more slowly turning on and off the charge FET 280.
  • the CHG push-pull output driver 292 is used during pre-charging in a "regulated" mode in which it turns on and off the charge FET 280 relatively gradually.
  • the battery management system 272 achieves a relatively stable, almost-DC-voltage in the voltage at PACKP, similar to the V_packp graph in Fig. 4, using PMOS FETs, instead of NMOS FETs.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Secondary Cells (AREA)

Abstract

La présente invention concerne un système de gestion de batterie (204) destiné à la charge d'une batterie (202) à l'aide d'un chargeur (206) et comprenant un transistor (208, 210) et soit une pompe de charge (220, 222), soit un circuit de sortie symétrique (290, 292). Le transistor (208, 210) augmente et diminue une connexion électrique entre la batterie (202) et une tension provenant du chargeur (206), et transmet un courant de charge du chargeur à la batterie en se mettant à l'état passant et non passant en réponse à un signal d'excitation modulé en largeur d'impulsion généré par la pompe de charge (220, 222) ou le circuit de sortie symétrique (290, 292). La pompe de charge ou le circuit de sortie symétrique augmente le signal d'excitation lorsque la tension provenant du chargeur se situe au-dessus d'une tension de seuil de pré-charge, et diminue le signal d'excitation lorsque la tension provenant du chargeur se situe en dessous de la tension de seuil de pré-charge.
PCT/US2010/056014 2009-12-10 2010-11-09 Charge de batterie à modulation de largeur d'impulsion WO2011071639A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2012543118A JP2013514050A (ja) 2009-12-10 2010-11-09 パルス幅変調によるバッテリ充電
CN2010800556559A CN102656767A (zh) 2009-12-10 2010-11-09 脉冲宽度调制的电池充电

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/653,212 US20110140673A1 (en) 2009-12-10 2009-12-10 Pulse width modulated battery charging
US12/653,212 2009-12-10

Publications (2)

Publication Number Publication Date
WO2011071639A2 true WO2011071639A2 (fr) 2011-06-16
WO2011071639A3 WO2011071639A3 (fr) 2011-08-04

Family

ID=44142192

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/056014 WO2011071639A2 (fr) 2009-12-10 2010-11-09 Charge de batterie à modulation de largeur d'impulsion

Country Status (4)

Country Link
US (1) US20110140673A1 (fr)
JP (1) JP2013514050A (fr)
CN (1) CN102656767A (fr)
WO (1) WO2011071639A2 (fr)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101182890B1 (ko) * 2010-12-01 2012-09-13 삼성에스디아이 주식회사 배터리 팩 충전 제어 시스템
JP5516550B2 (ja) * 2011-05-09 2014-06-11 株式会社デンソー 車両用ナビゲーション装置
CN202190112U (zh) * 2011-07-26 2012-04-11 鸿富锦精密工业（深圳）有限公司 充电设备
US9577469B2 (en) * 2011-12-16 2017-02-21 Samsung Sdi Co., Ltd. Battery pack
WO2014087450A1 (fr) * 2012-12-04 2014-06-12 トヨタ自動車株式会社 Dispositif de commande de charge, procédé de commande de charge, programme informatique et support d'enregistrement
US9713965B2 (en) * 2014-05-16 2017-07-25 Ford Global Technologies, Llc Variable precharge timing
JP6615873B2 (ja) * 2016-02-05 2019-12-04 オッポ広東移動通信有限公司 充電方法、アダプター及び移動端末
KR102301104B1 (ko) 2016-02-05 2021-09-10 광동 오포 모바일 텔레커뮤니케이션즈 코포레이션 리미티드 단말기용 충전 시스템, 충전 방법 및 단말기
US9992853B2 (en) 2016-08-03 2018-06-05 Samsung Electronics Co., Ltd. Mobile X-ray apparatus including a battery management system
JP2018117485A (ja) * 2017-01-20 2018-07-26 Tdk株式会社 蓄電池モジュール及びこれを備える蓄電池システム
GB2569140B (en) * 2017-12-06 2020-06-03 Oxis Energy Ltd Battery management
CN108155694A (zh) * 2018-01-05 2018-06-12 京东方科技集团股份有限公司 笔记本电脑电源及充电方法
US10658856B1 (en) * 2018-11-02 2020-05-19 Monolithic Power Systems, Inc. Battery pack and discharge method for limiting an excessive discharge current
CN110970963B (zh) * 2018-12-07 2021-02-19 宁德时代新能源科技股份有限公司 充放电电路
CN110970962A (zh) * 2018-12-07 2020-04-07 宁德时代新能源科技股份有限公司 充放电电路

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6075343A (en) * 1999-02-12 2000-06-13 Quanta Computer Inc. Rechargeable battery pack module
US20070188139A1 (en) * 2006-02-16 2007-08-16 Summit Microelectronics, Inc System and method of charging a battery using a switching regulator
US20080169705A1 (en) * 2005-01-31 2008-07-17 Stl Corporation Battery Pack
US20090184687A1 (en) * 2008-01-21 2009-07-23 Semtech Corporation Method and Apparatus for Battery Charging Based on Battery Capacity and Charging Source Constraints

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3944605B2 (ja) * 2002-09-30 2007-07-11 ローム株式会社 スイッチング電源装置
US7378819B2 (en) * 2005-01-13 2008-05-27 Dell Products Lp Systems and methods for regulating pulsed pre-charge current in a battery system
JP4101816B2 (ja) * 2005-05-16 2008-06-18 日本テキサス・インスツルメンツ株式会社 バッテリ保護回路
US7629769B2 (en) * 2006-03-10 2009-12-08 Atmel Corporation Power surge filtering in over-current and short circuit protection
US8222869B2 (en) * 2007-07-05 2012-07-17 O2Micro, Inc System and method for battery charging

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6075343A (en) * 1999-02-12 2000-06-13 Quanta Computer Inc. Rechargeable battery pack module
US20080169705A1 (en) * 2005-01-31 2008-07-17 Stl Corporation Battery Pack
US20070188139A1 (en) * 2006-02-16 2007-08-16 Summit Microelectronics, Inc System and method of charging a battery using a switching regulator
US20090184687A1 (en) * 2008-01-21 2009-07-23 Semtech Corporation Method and Apparatus for Battery Charging Based on Battery Capacity and Charging Source Constraints

Also Published As

Publication number Publication date
JP2013514050A (ja) 2013-04-22
WO2011071639A3 (fr) 2011-08-04
US20110140673A1 (en) 2011-06-16
CN102656767A (zh) 2012-09-05

Similar Documents

Publication Publication Date Title
US20110140673A1 (en) Pulse width modulated battery charging
KR100902527B1 (ko) 스위칭 조정기를 사용하여 배터리를 충전하는 시스템 및방법
JP4944208B2 (ja) 容量性分圧器・バックコンバータ・バッテリ充電器一体型の電圧変換器
US9484758B2 (en) Hybrid bootstrap capacitor refresh technique for charger/converter
US7615965B2 (en) Power management system
US10320290B2 (en) Voltage regulator with switching and low dropout modes
CN101252287B (zh) 电源系统、便携式计算机及保护电池的方法
CN107124015B (zh) 电池组
US20080054855A1 (en) Circuits and methods for controlling power in a battery operated system
US10790689B2 (en) Intelligent contact charging devices and methods
KR100835091B1 (ko) 충전기 및 이 충전기를 구비한 직류-직류 컨버터, 및 그들의 제어 회로
JP2010512140A (ja) バックコンバータ・容量性分圧器一体型の電圧変換器
CN102163855B (zh) 用于调整来自低容量电池单元的功率的新电路拓扑
US9203303B2 (en) Inductor-based switching mode DC-DC converter and control method thereof
CN1741345B (zh) 电源管理系统
US20240380319A1 (en) PFM Mode Operation of Switched Capacitor Converters
JP2013070442A (ja) 充電式電気機器
JP6053280B2 (ja) 充電回路およびそれを利用した電子機器
CN104102258A (zh) 电子设备中的电路、电子设备及其为电池供电的方法
CN112114206B (zh) 充电负载检测电路
CN103607117A (zh) 直流-直流转换器
KR20220015402A (ko) 에너지 하베스팅하고 재충전 가능한 에너지 저장 디바이스를 충전하기 위한 방법 및 디바이스
CN203590032U (zh) Dc-dc转换器
CN111224547A (zh) 一种锂电池buck同步降压充电防反向升压电路
KR102244124B1 (ko) 스위칭 디바이스를 제어하기 위한 시스템

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201080055655.9

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10836388

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2012543118

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10836388

Country of ref document: EP

Kind code of ref document: A2