WO2011059205A3 - Lead frame and manufacturing method of the same - Google Patents

Lead frame and manufacturing method of the same Download PDF

Info

Publication number
WO2011059205A3
WO2011059205A3 PCT/KR2010/007783 KR2010007783W WO2011059205A3 WO 2011059205 A3 WO2011059205 A3 WO 2011059205A3 KR 2010007783 W KR2010007783 W KR 2010007783W WO 2011059205 A3 WO2011059205 A3 WO 2011059205A3
Authority
WO
WIPO (PCT)
Prior art keywords
portions
lead
lead frame
lead portions
die pad
Prior art date
Application number
PCT/KR2010/007783
Other languages
French (fr)
Other versions
WO2011059205A2 (en
Inventor
Sai Ran Eom
Hyun A Chun
Chung Sik Park
Hyung Eui Lee
Original Assignee
Lg Innotek Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020090108497A external-priority patent/KR101168413B1/en
Priority claimed from KR1020090108907A external-priority patent/KR101197777B1/en
Priority claimed from KR1020090116935A external-priority patent/KR101107756B1/en
Application filed by Lg Innotek Co., Ltd. filed Critical Lg Innotek Co., Ltd.
Publication of WO2011059205A2 publication Critical patent/WO2011059205A2/en
Publication of WO2011059205A3 publication Critical patent/WO2011059205A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4801—Structure
    • H01L2224/48011—Length
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

An aspect of the present invention provides a lead frame, comprising lead portions each composed of a vertical portion and a horizontal portion, a die pad portion disconnected from the lead portions by support portions made of an insulating material, inner leads disposed to neighbor the die pad portion and formed on a top surface of the horizontal portions of the lead portions, and outer leads formed on a bottom surface of the vertical portions of the lead portions. In accordance with the present invention, a lead frame having a reduced wire length due to a fine circuit pattern, enabling flipchip bonding due to routability, and improving adhesive strength upon soldering due to a swell structure can be fabricated. Further, a warpage phenomenon in a manufacturing process can be prevented.
PCT/KR2010/007783 2009-11-11 2010-11-05 Lead frame and manufacturing method of the same WO2011059205A2 (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
KR10-2009-0108497 2009-11-11
KR1020090108497A KR101168413B1 (en) 2009-11-11 2009-11-11 Leadframe and method of manufacturig same
KR10-2009-0108907 2009-11-12
KR1020090108907A KR101197777B1 (en) 2009-11-12 2009-11-12 Leadframe and method of manufacturig same
KR10-2009-0116935 2009-11-30
KR1020090116935A KR101107756B1 (en) 2009-11-30 2009-11-30 Leadframe and method of manufacturig same

Publications (2)

Publication Number Publication Date
WO2011059205A2 WO2011059205A2 (en) 2011-05-19
WO2011059205A3 true WO2011059205A3 (en) 2011-10-13

Family

ID=43992190

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2010/007783 WO2011059205A2 (en) 2009-11-11 2010-11-05 Lead frame and manufacturing method of the same

Country Status (2)

Country Link
TW (1) TW201123391A (en)
WO (1) WO2011059205A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI512851B (en) * 2012-09-01 2015-12-11 Alpha & Omega Semiconductor Molded wlcsp with thick metal bonded and top exposed
US9087828B2 (en) 2013-03-12 2015-07-21 Alpha & Omega Semiconductor Incorporated Semiconductor device with thick bottom metal and preparation method thereof
KR101672641B1 (en) * 2015-07-01 2016-11-03 앰코 테크놀로지 코리아 주식회사 Manufacturing method of semiconductor device and semiconductor device thereof
KR20170067426A (en) 2015-12-08 2017-06-16 앰코 테크놀로지 코리아 주식회사 Method for fabricating semiconductor package and semiconductor package using the same
KR102479946B1 (en) * 2016-04-06 2022-12-22 해성디에스 주식회사 Semiconductor Package substrate and manufacturing method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05129508A (en) * 1991-11-01 1993-05-25 Toppan Printing Co Ltd Lead frame for semiconductor device and manufacture thereof
JPH05326819A (en) * 1992-05-15 1993-12-10 Nec Kyushu Ltd Lead frame for semiconductor device
JPH09307043A (en) * 1996-05-10 1997-11-28 Dainippon Printing Co Ltd Lead frame member and manufacture thereof, and semiconductor device using lead frame member
JP2009055014A (en) * 2007-07-31 2009-03-12 Seiko Epson Corp Substrate and its production process, semiconductor device and its manufacturing process
JP2009158581A (en) * 2007-12-25 2009-07-16 Dainippon Printing Co Ltd Semiconductor apparatus and method of manufacturing the same, and substrate for semiconductor apparatus and method of manufacturing the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05129508A (en) * 1991-11-01 1993-05-25 Toppan Printing Co Ltd Lead frame for semiconductor device and manufacture thereof
JPH05326819A (en) * 1992-05-15 1993-12-10 Nec Kyushu Ltd Lead frame for semiconductor device
JPH09307043A (en) * 1996-05-10 1997-11-28 Dainippon Printing Co Ltd Lead frame member and manufacture thereof, and semiconductor device using lead frame member
JP2009055014A (en) * 2007-07-31 2009-03-12 Seiko Epson Corp Substrate and its production process, semiconductor device and its manufacturing process
JP2009158581A (en) * 2007-12-25 2009-07-16 Dainippon Printing Co Ltd Semiconductor apparatus and method of manufacturing the same, and substrate for semiconductor apparatus and method of manufacturing the same

Also Published As

Publication number Publication date
WO2011059205A2 (en) 2011-05-19
TW201123391A (en) 2011-07-01

Similar Documents

Publication Publication Date Title
WO2011059205A3 (en) Lead frame and manufacturing method of the same
WO2011056309A3 (en) Microelectronic package and method of manufacturing same
TW200731889A (en) Method of fabricating substrate with embedded component therein
WO2011123220A3 (en) Packaging process to create wettable lead flank during board assembly
ATE497223T1 (en) INSERTS WITH DOUBLE INTERFACE
WO2012048137A3 (en) Flexible circuits and methods for making the same
WO2009057654A1 (en) Part built-in wiring board, and manufacturing method for the part built-in wiring board
JP2012517709A5 (en)
TW201003865A (en) Substrate having semiconductor chip embedded therein and fabrication method thereof
TW200642017A (en) Semiconductor element and manufacturing method thereof
JP2009094195A5 (en)
HK1130946A1 (en) Method for manufacturing a semiconductor component and structure therefor
WO2007081546A3 (en) Clipless and wireless semiconductor die package and method for making the same
WO2013025573A3 (en) Solder bump bonding in semiconductor package using solder balls having high-temperature cores
TW200729443A (en) Metal core, package board, and fabricating method thereof
JP2016096292A5 (en)
JP2008277742A5 (en)
MY165666A (en) Lead frame, semiconductor package including the lead frame, and method of manufacturing the lead frame
EP1906452A4 (en) Semiconductor device and method for manufacturing same
WO2011049959A3 (en) Methods and devices for manufacturing cantilever leads in a semiconductor package
TW200707710A (en) Connecting structure and method for manufacturing the same
WO2011065788A3 (en) Printed circuit board and method of manufacturing the same
WO2011068359A3 (en) Inlay having built-in rfid tag, card including same, and method for manufacturing inlay having built-in rfid tag
MY145348A (en) Circuit component and method of manufacture
EP2472616A3 (en) Light-emitting device package and method of manufacturing the same

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10830138

Country of ref document: EP

Kind code of ref document: A2