WO2010115924A1 - Procédé de fabrication d'un élément de mémoire comprenant une couche nio à commutation de résistivité et dispositifs obtenus par ce procédé - Google Patents
Procédé de fabrication d'un élément de mémoire comprenant une couche nio à commutation de résistivité et dispositifs obtenus par ce procédé Download PDFInfo
- Publication number
- WO2010115924A1 WO2010115924A1 PCT/EP2010/054589 EP2010054589W WO2010115924A1 WO 2010115924 A1 WO2010115924 A1 WO 2010115924A1 EP 2010054589 W EP2010054589 W EP 2010054589W WO 2010115924 A1 WO2010115924 A1 WO 2010115924A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- substrate
- switching
- grains
- bottom electrode
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 59
- 230000015654 memory Effects 0.000 title claims abstract description 56
- 238000004519 manufacturing process Methods 0.000 title description 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims abstract description 61
- 239000000758 substrate Substances 0.000 claims abstract description 60
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 45
- 239000013078 crystal Substances 0.000 claims abstract description 37
- 230000001590 oxidative effect Effects 0.000 claims abstract description 31
- 239000007772 electrode material Substances 0.000 claims description 6
- 230000001737 promoting effect Effects 0.000 claims description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 161
- 229910052718 tin Inorganic materials 0.000 description 63
- 230000003647 oxidation Effects 0.000 description 23
- 238000007254 oxidation reaction Methods 0.000 description 23
- 230000008569 process Effects 0.000 description 23
- 229910000480 nickel oxide Inorganic materials 0.000 description 18
- GNRSAWUEBMWBQH-UHFFFAOYSA-N oxonickel Chemical compound [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 description 18
- 239000000463 material Substances 0.000 description 17
- 238000005240 physical vapour deposition Methods 0.000 description 17
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 11
- 238000000231 atomic layer deposition Methods 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 230000008901 benefit Effects 0.000 description 7
- WYEMLYFITZORAB-UHFFFAOYSA-N boscalid Chemical compound C1=CC(Cl)=CC=C1C1=CC=CC=C1NC(=O)C1=CC=CN=C1Cl WYEMLYFITZORAB-UHFFFAOYSA-N 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 229910044991 metal oxide Inorganic materials 0.000 description 5
- 150000004706 metal oxides Chemical class 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 230000001419 dependent effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 238000007669 thermal treatment Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000006399 behavior Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000000670 limiting effect Effects 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 230000002441 reversible effect Effects 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005323 electroforming Methods 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- HTXDPTMKBJXEOW-UHFFFAOYSA-N iridium(IV) oxide Inorganic materials O=[Ir]=O HTXDPTMKBJXEOW-UHFFFAOYSA-N 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 238000004549 pulsed laser deposition Methods 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 238000005546 reactive sputtering Methods 0.000 description 2
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910002353 SrRuO3 Inorganic materials 0.000 description 1
- 229910004166 TaN Inorganic materials 0.000 description 1
- 229910009203 Y-Ba-Cu-O Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000011149 active material Substances 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 150000004770 chalcogenides Chemical class 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- LBJNMUFDOHXDFG-UHFFFAOYSA-N copper;hydrate Chemical compound O.[Cu].[Cu] LBJNMUFDOHXDFG-UHFFFAOYSA-N 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000011066 ex-situ storage Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- 230000002427 irreversible effect Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical compound O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- YTBWYQYUOZHUKJ-UHFFFAOYSA-N oxocobalt;oxonickel Chemical compound [Co]=O.[Ni]=O YTBWYQYUOZHUKJ-UHFFFAOYSA-N 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000012925 reference material Substances 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 238000010301 surface-oxidation reaction Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 229910000314 transition metal oxide Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229910001930 tungsten oxide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/028—Formation of switching materials, e.g. deposition of layers by conversion of electrode material, e.g. oxidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Definitions
- the present invention is related to non-volatile memory devices comprising a reversible resistivity-switching layer used for storing data.
- the resistivity of this layer can be varied between at least two stable resistivity states such that at least one bit can be stored therein.
- this resistivity-switching layer is a NiO.
- the present invention relates to methods for forming such non-volatile memory devices with good switching properties, and to non-volatile memory devices thus obtained.
- resistive-switching memories also known as Resistive Random Access Memories (ReRAMs).
- Resistive Random Access Memories Such a ReRAM memory cell comprises a memory element and a selection element.
- the resistivity of the non-volatile memory element can be reversibly varied between at least two stable resistivity states employing a voltage- or current-induced resistivity change of a material.
- reversible resistivity-switching active material examples include chalcogenides, carbon polymers, selected binary metal oxides such as nickel-oxide, tungsten-oxide, cupper-oxide, ternary metal oxides such as nickel-cobalt-oxide or even more complex metal oxides such as Cr- doped Sr(Ti)ZrO 3 or Pr o . 7 Ca o . 3 Mn o . 3 .
- Material properties are an important factor of electrical behavior, in particular switching behavior, of the ReRAM memory cells.
- NiO is a promising candidate for non-volatile memory devices due to its compatibility with standard CMOS process.
- polycrystalline oxide films are deposited by reactive sputtering on conductive substrates to form bi-stable metal/resistive oxide/metal (MRM) structures.
- MRM metal/resistive oxide/metal
- ReRAM memory cells When manufacturing ReRAM memory cells, it is observed that a lot of such ReRAM memory cells have bad switching properties, such as e.g. metal oxide films being too leaky, metal oxide films being too resistive, no reproducible switching events being available, or irreversible switching events occurring, whereby e.g. the memory cell remains in OFF state after first switching.
- bad switching properties such as e.g. metal oxide films being too leaky, metal oxide films being too resistive, no reproducible switching events being available, or irreversible switching events occurring, whereby e.g. the memory cell remains in OFF state after first switching.
- ReRAM memory cells with good switching properties.
- Good switching properties may include a small enough voltage window for a large enough resistance window between switching to low resistance state (LRS) and to high resistance state (HRS) and reproducible switching events.
- LRS low resistance state
- HRS high resistance state
- the control of the quality of the switching properties of an ReRAM device is obtained via the control of the initial/as grown Ni crystal orientation.
- the present invention provides a method for forming a NiO resistive memory element, the memory element comprising a NiO resistive switching layer. The method comprises obtaining a substrate, providing a Ni layer on the substrate, and at least partially oxidizing the Ni layer, thus forming the NiO resistive switching layer, wherein obtaining a substrate comprises obtaining a substrate which promotes subsequent formation of Ni grains with slower oxidizing crystal orientations, e.g. (Ill) orientations, and/or suppresses formation of Ni grains with faster oxidizing crystal orientations, e.g.
- Obtaining a substrate may include selecting a substrate which has a crystal structure such that, when subsequently forming a Ni layer on top, formation of Ni grains with slower oxidizing crystal orientations, e.g. (Ill) orientations, is promoted, and/or formation of Ni grains with faster oxidizing crystal orientations, e.g. (100) orientations, is suppressed.
- Obtaining a substrate may include providing such substrate.
- obtaining a substrate may include obtaining a substrate provided with bottom electrode layers which are selected such that, when subsequently forming a Ni layer on top, formation of Ni grains with slower oxidizing crystal orientations, e.g. (Ill) orientations, is promoted, and/or formation of Ni grains with faster oxidizing crystal orientations, e.g. (100) orientations, is suppressed.
- Obtaining such substrate may include providing a substrate with such bottom electrode layers which are selected such that, when subsequently forming a Ni layer on top, formation of Ni grains with slower oxidizing crystal orientations, e.g. (Ill) orientations, is promoted, and/or formation of Ni grains with faster oxidizing crystal orientations, e.g. (100) orientations, is suppressed.
- a method according to embodiments of the present invention for example where
- TiN is deposited by PVD, obtaining a substrate may comprise obtaining a substrate provided with a N-rich, Ti-poor TiN layer. This means that the TiN layer has an excess of N in the TiN layer; Ti/N ⁇ 1.
- Obtaining the substrate may comprise obtaining the substrate and providing such N-rich, Ti-poor TiN bottom electrode layer on the substrate. This TiN layer may form part of the bottom electrode of the resistive memory device.
- providing a Ni layer may comprise growing strongly textured or epitaxial (111) oriented Ni films. Strongly textured Ni films can for example be obtained by using TiN MOCVD as bottom electrode. This is a solution providing good switching results.
- an anneal step (further called pre- anneal) may be carried out on the Ni layer. This pre-anneal enhances the crystal orientation of the Ni layer so that more Ni(IIl) and less Ni(IOO) is present.
- the parameters of the oxidation process may be selected so as to provide a substantially uniform oxidation over the substrate, more particularly over the Ni layer. This enhances the quality and hence the switching properties of the formed NiO layer.
- providing a substrate may comprise providing a substrate with a stable bottom electrode material.
- This stable bottom electrode material may be present at one or more locations on the substrate where a memory element is to be formed, hence where a Ni layer is to be provided.
- a stable bottom electrode material is meant a bottom electrode material which, after the processing of the resistive memory element, does not degrade the switching properties of the resistive memory element. It keeps its structure during subsequent processing, and it is non-volatile so that it does not release components during subsequent processing.
- a method according to embodiments of the present invention may furthermore comprise forming a top electrode on the NiO resistive switching layer.
- the present invention provides a resistivity-switching non-volatile memory element obtained by a method according to embodiments of the present invention.
- the present invention provides a resistivity-switching nonvolatile memory element comprising a bottom electrode and a NiO resistive switching layer, wherein the bottom electrode comprises a N-rich, Ti-poor TiN layer. This means that the TiN layer has an excess of N in the TiN layer; Ti/N ⁇ 1.
- the present invention also provides a memory cell comprising a resistivity-switching non-volatile memory element according to embodiments of the present invention, and a selection element for selecting the memory element when coupled in an array of memory elements or in a further circuit.
- such memory cell may comprise an interconnect structure allowing electrical access to the memory element for programming, writing and erasing thereof.
- the present invention provides a method for promoting formation of Ni grains with (111) orientation, the method comprising providing a N-rich, Ti-poor TiN bottom electrode layer under the Ni layer.
- FIG. 1 illustrates the process of unipolar switching in NiO ReRAM.
- FIG. 2 illustrates the process of bipolar switching in NiO ReRAM.
- FIG. 3 is a diagrammatic illustration of a ReRAM memory element.
- FIG. 4a to FIG. 4d illustrate process steps in the manufacturing of an ReRAM memory element as illustrated in FIG. 3.
- FIG. 5a and FIG. 5b show X-ray diffractograms of the Ni(200) component of Ni deposited on TiN or on a multilayer stack comprising Ti and TiN deposited by different methods.
- FIG. 6a and FIG. 6b show that ReRAMs made from the above stacks of which X-ray diffractograms are illustrated in FIG. 5a and FIG. 5b do not all show good switching.
- FIG. 7 shows Ni(200) intensity of a preannealed Ni film before and after oxidation.
- FIG. 8 shows Ni(200)/Ni(lll) ratio intensity for Ni films of lOOnm thickness before and after a Ni preanneal step.
- FIG. 9 shows X-ray diffractograms of partially oxidized Ni films for different bottom electrode compositions.
- FIG. 10a is a SEM picture of a TiN Endura layer onto which a Ni layer is applied, which is then oxidized.
- FIG. 10b is a SEM picture of a TiN Anelva layer onto which a Ni layer is applied, which is then oxidized.
- FIG. 11a illustrates X-ray diffractograms of Ni films grown on TiN bottom electrodes deposited by PVD and to which a pre-anneal has or has not been applied.
- FIG. lib illustrates X-ray diffractograms of Ni films grown on TiN bottom electrodes deposited by MOVCD and to which a pre-anneal has or has not been applied.
- FIG. 12 illustrates the Ni(200) consumption during oxidation, for different bottom electrodes.
- ReRAMs The physical mechanism behind ReRAMs, allowing conversion from one resistivity state (e.g. LOW or HIGH) to another resistivity state (e.g. HIGH or LOW) upon applying a current or voltage signal to the active switching material, depends on the switching material used in a ReRAM memory cell.
- the resistivity switching in a binary nickel-oxide non-volatile memory was shown to be based on the respective formation/rupture of narrow filamentary conductive paths throughout the nickel-oxide films as disclosed inter alia by D. C. Kim, S. Seo, S.E. Ahn et al. in Applied Physics Letter 88(20), 202102 (2006). Initially, i.e.
- the nickel-oxide layer is in a high-resistivity state.
- This transition from an initial high-resistivity state to a lower-resistivity state is most probably due to the initiation of conductive filament paths in the nickel-oxide layer between a top electrode and a bottom electrode.
- This process is called the electro-forming process and requires an initial voltage signal, indicated 1 in the left hand part of FIG. 1, with amplitude higher than the amplitude, indicated 3 in the left hand part of FIG. 1, required to, thereafter, switch the ReRAM memory element between the stable resistivity states.
- the ReRAM memory element can be reversibly 'set' and 'reset'.
- the 'set' switching i.e. the switching to the ON state or low resistivity state LRS, is voltage controlled, as indicated by 3 in the left hand part of FIG. 1.
- the physical mechanism allowing setting of a nickel-oxide ReRAM memory element is probably similar to a soft breakdown mechanism as it creates conductive filament paths between the bottom electrode and the top electrode.
- the 'reset' switching, indicated 2 in the left hand part of FIG. 1, i.e. the swithing to the OFF state or high resistivity state HRS, is current controlled and is believed to be due to an electro-thermal mechanism disrupting the conductive filament paths between the bottom electrode and the top electrode.
- the nickel-oxide ReRAM memory element can be operated in both unipolar and bipolar mode for 'reset' and 'set' switching thereof.
- unipolar operation the 'set' and 'reset' voltage signals are of the same polarity, i.e. either negative or positive
- bipolar operation the 'set' and 'reset' voltages are of opposite polarity.
- the amplitude of the switching voltage may be different for 'set' and 'reset'. In practice, the more reliable and usual operation is unipolar mode.
- Nickel-oxide is used as a typical resistivity-switching material as it exhibits low switching currents (in the order of a fraction of a mA to a few mA, e.g. between 10 ⁇ A and 1 mA, such as between 500 ⁇ A and 1 mA, for example a switching current of 15 ⁇ A for a single 90 nm contact), switching voltages (smaller than 2 V, e.g. about 1 V, for example a set voltage smaller than 1.5 and a reset voltage smaller than I V) and forming voltages (e.g. in the range between I V and 3 V, e.g. 2 V or lower). Hence it is particularly useful for low- power applications.
- FIG. 3 shows a cross-section of such memory element 30 comprising a resistive-switching nickel-oxide layer 31, sandwiched between a bottom electrode 32 and a top electrode 33.
- the bottom electrode 32 is formed on a substrate 34.
- a manufacturing process according to an embodiment of the present invention may comprise the following steps, as illustrated in more detail by FIG. 4a to FIG. 4d:
- a substrate 34 is provided.
- the substrate 34 can be made from any suitable material.
- the term "substrate” may include any underlying material or materials that may be used, or upon which a device may be formed.
- the substrate 34 can for example be a semiconductor material, such as e.g. a silicon-based substrate such as a bulk silicon wafer, a gallium arsenide (GaAs), a gallium arsenide phosphide (GaAsP), an indium phosphide (InP), a germanium (Ge), or a silicon germanium (SiGe) substrate.
- a silicon-based substrate such as a bulk silicon wafer
- GaAs gallium arsenide
- GaAsP gallium arsenide phosphide
- InP indium phosphide
- Ge germanium
- SiGe silicon germanium
- the "substrate” may include for example an insulating layer such as a SiO 2 or a Si 3 N 4 layer in addition to a semiconductor substrate portion.
- the term substrate also includes silicon-on-insulator (SOI), silicon-on-glass, silicon-on sapphire substrates.
- SOI silicon-on-insulator
- substrate is thus used to define generally the elements for layers that underlie a layer or portions of interest, in particular a resistive switching device 30.
- a bottom electrode 32 is formed on the substrate 34.
- the bottom electrode 32 may be electrically insulated from the substrate 34 by a suitable dielectric layer, such as for example a silicon oxide and/or silicon nitride layer, or by a junction in-between the substrate 34 and the bottom electrode 32.
- the bottom electrode 32 may comprise a stack of layers.
- the top layer of the stack of layers may be a Ni layer.
- Other layers of the bottom electrode may promote the formation of Ni grains with an (111) orientation and/or suppress the formation of Ni grains with (100) orientation.
- the notation (100) indicates a set of equivalent directions. As Ni has a cubic symmetry, this notation includes e.g. (200) etc. Hence where an amount of Ni(200) is indicated in the drawings, this indicates an amount equivalent to the amount of Ni(IOO) as indicated in the description and claims.
- the values of Ni(200) and Ni(IOO) can be replaced by one another in view of the cubic symmetry of nickel crystals; Ni(IOO) and Ni(200) are equivalent planes.
- a first conductive layer 41 of the bottom electrode 32 is formed on a substrate 34.
- This layer may provide good adhesion of the bottom electrode to the underlying substrate 34 or dielectric layer. It may furthermore promote the subsequent growth of Ni grains with a (111) orientation and/or suppress the subsequent growth of Ni grains with a (100) orientation.
- Such first layer 41 of the bottom electrode 32 may for example be a TiN layer, a Ti layer, a Pt layer, a W layer, a Ru layer, an Ir layer or an IrO 2 layer.
- the orientation of the Ni crystals is not related to the orientation of the underlying material of the bottom electrode 32, as the growth is not epitaxial because the mismatch between the Ni(IIl) and the crystals of the bottom electrode is more than 8%, as can be seen from the table below.
- the first layer 41 of the bottom electrode 32 may in itself be formed by forming a multi-layer, e.g. by first forming a Ti layer over the substrate 34 and then forming a TiN layer over the Ti layer.
- the first layer 41 of the bottom electrode 32 e.g. the Ti and/or TiN layers 41, can be deposited in any suitable way, for example it or they can be deposited using an Ionised Metal Deposition (IMD) process, Physical Vapour Deposition (PVD) process or by a Chemical Vapour Deposition (CVD) process.
- IMD Ionised Metal Deposition
- PVD Physical Vapour Deposition
- CVD Chemical Vapour Deposition
- the thickness of the Ti layer and the TiN layer can each range from 3 nm to 100 nm, for example a layer of Ti of between 15 and 40 nm, e.g.
- TiN grows in the (111) direction on Ti which may be beneficial, and gives a slightly slower (about 5% to 10% slower) oxidation rate, with might improve control over the oxidation process of Ni. It is advantageous if the complete stack has a thickness of no more than 10 nm. This can be obtained for example by means of CVD; by ALD layers with a thickness of about 3 nm can be deposited.
- a nickel metallic film 42 is formed on the exposed surface of the first layer 41 of bottom electrode 32, e.g. on the exposed surface of the TiN layer.
- the Ni layer 42 can be formed or deposited in any suitable way, for example using an Ionised Metal Deposition (IMD) process, a Physical Vapour Deposition (PVD) process, or by a (metal organic) Chemical Vapour Deposition (CVD) process.
- IMD Ionised Metal Deposition
- PVD Physical Vapour Deposition
- CVD chemical Vapour Deposition
- the thickness of the deposited nickel layer may be in the range of about 10 nm to about 250 nm, e.g. in the range of about 20 to 100 nm.
- the formation of the Ni layer is such that formation of Ni grains with faster oxidizing grain orientations is suppressed and/or the formation of Ni grains with slower oxidizing grain orientations is promoted.
- This may in particular comprise suppressing formation of Ni grains with (100) orientations and/or promoting formation of metal grains, e.g. Ni grains, with (111) orientations.
- the formation of the Ni layer is such that the relationship Ni(100)/Ni(lll) ⁇ 0.2. This relationship can be determined from XRD measurements, which allow determining the crystalline structure (and therefore the texture), and can provide an indication of relative amount of different crystal orientations present.
- the controllability of the NiO formation by suppressing formation of Ni grains e.g.
- (100) oriented Ni grains with faster oxidizing grain orientations and/or by promoting formation of Ni grains, e.g. (Ill) oriented Ni grains, with slower oxidizing grain orientations in the bottom electrode 32 provides good controllability of the resistive switching NiO-based ReRAM element to be formed.
- Different methods to obtain such promotion of formation of Ni grains with (111) orientation and/or suppression of formation of Ni grains with (100) orientation may be implemented.
- single crystal Ni(IIl) can be epitaxially grown.
- the underlying substrate 34 and/or the underlying first layer 41 of the bottom electrode can be selected so as to provide a good basis for epitaxially growing single crystal Ni(IIl). This requires the substrate and the layer to have a good lattice match. Epitaxial growth is difficult to work with.
- no epitaxial growth takes place.
- the crystallographic mismatch between the bottom electrode and the Ni(IIl) orientation may be more than 8%.
- the exposed surface of the first layer 41 is a N rich and Ti poor TiN layer.
- N rich and Ti poor is meant that N and Ti are present in substoichiometric quantities in the TiN, i.e. Ti/N ⁇ 1. This may be obtained by standard process parameters, e.g. standard PVD and MOCVD process parameters. See the table below for examples of Ti/N ⁇ 1.
- the exposed surface of the first layer 41 can be a noble metal such as Pt, Au, Ir, Ru, W, or TaN with a 1:1 stoichiometry, IrO 2 , RuO 2 or SrRuO 3 .
- a thermal treatment may optionally be performed on the layer stack 41, 42.
- This thermal treatment step in an inert, e.g. oxygen-free, ambient is aimed at stabilizing the microstructure, such as grain size and crystal orientation of the as-deposited Ni layer 42, essentially without oxidizing the Ni layer 42.
- the layer stack 41, 42 may be heated during this thermal treatment step in a vacuum ambient.
- a thermal anneal step at about 500 0 C to 600 0 C for about 10 minutes under inert or non-oxidizing atmosphere can be used, e.g. under He or N 2 to control the microstructure of Ni and to control the oxidation process of Ni.
- the temperature may be in the range from 400°C to 500 0 C for a time of 10 to 20 minutes. Temperature is not critical if not too low, but if the anneal time is too short, no or no good switching events may occur after complete formation of the ReRAM device.
- a way to assess required conditions of the pre-anneal e.g. how much pre-anneal time is needed, is by means of a stress cycle in inert atmosphere.
- the stress may be measured on a single blanket TiN/Ni structure in a stressmeter, as a function of time for a p re-determined anneal temperature, e.g. 400 0 C, 500 0 C.
- the stress is monitored as a function of time at the given temperature until it becomes stable. A relaxation of stress in function of time will at first be noticed. At the moment in time the stress becomes stable, the Ni layer is stabilized due to the pre-anneal at that pre-determined temperature.
- These thermal budget process conditions may then be applied to actual devices.
- This anneal step enhances the (111) crystal orientation of the as-deposited Ni layer 42.
- the upper layer 42 of the bottom electrode 32 recrystallizes: Ni grains grow and the Ni film gets denser.
- the stack of Ti/TiN will rearrange whereby the microstructure of TiN impacts the crystal orientation of the Ni. If for example a pre-anneal is performed on MOCVD TiN/Ni, then Ni(200) is formed, resulting in, later on, an increased oxidation of the Ni and in ustable bipolar switching.
- the (optionally annealed) Ni layer 42 is at least partially, and optionally completely, converted into a nickel-oxide layer 31.
- the exposed upper part of the Ni layer 42 does contain oxygen, while a lower part of the Ni layer 42 remains unoxidised and is part of the bottom electrode 32.
- the unoxidised bottom part of the Ni layer 42 provides a good adherence and low contact resistance for the oxidized upper art.
- This conversion of the Ni layer 42 into a stack of a nickel-oxide layer 31, and a Ni layer 42 can be done using various oxidation processes, such as e.g. thermal oxidation of the metal layer in O 2 or O 3 atmospheres, plasma oxidation of the metal layer using e.g. plasma oxidation, implantation of oxygen in the upper part of the Ni layer 42 followed by a thermal treatment step to form the nickel-oxide layer 31.
- the top electrode 43 is formed on the nickel-oxide layer 31 by forming one or more conductive layers in any suitable way, for example by sputtering, or an Ionised Metal Deposition (IMD) process, a Physical Vapour Deposition (PVD) process, or evaporation, or by a Chemical Vapour Deposition (CVD) process.
- IMD Ionised Metal Deposition
- PVD Physical Vapour Deposition
- CVD Chemical Vapour Deposition
- the material of these top layers must be a material which is not easy to oxidize, i.e. of which the oxidation is more difficult as compared to the formation of NiO, e.g. the enthalpy formation of the top electrode oxide is less negative than the enthalpy formation of NiO.
- top layers can be conductive materials such as for example, but not limited thereto, Ni, TiN, Pt, W or multistacks of the aforementioned materials, such as for example Ni/TiN.
- Ni is used to form the top electrode 43.
- each memory element may be provided with a selection element, such as e.g. a diode or a transistor, for selecting an individual memory element 30, a memory element and a selection element forming a memory cell.
- a selection element such as e.g. a diode or a transistor
- additional processing may be performed to form an interconnect structure to the memory cells, allowing electrical access to an individual memory element for programming, writing and erasing thereof. Examples of interconnect structures and the manufacturing thereof are disclosed in WO 2007/062014, hereby incorporated by reference.
- a diode is integrated in the memory element as selection element, but as appreciated by a skilled person a transistor such as a MOSFET or a bipolar transistor can be present in the substrate 34 such that to each memory element 30 an individual transistor is connected as selection element.
- Ni films 42 deposited by sputtering were oxidized using ex-situ thermal anneal carried out at 400-550 0 C in oxygen atmospheres.
- the influence of the underlying layers was investigated by using different kinds of TiN films obtained via physical (sputtering/PVD) and chemical (ALD, MOCVD) deposition techniques.
- FIG. 1 shows that the influence of the underlying layers was investigated by using different kinds of TiN films obtained via physical (sputtering/PVD) and chemical (ALD, MOCVD) deposition techniques.
- FIG. 5a is an X-ray difractogram of Ni(200) (equivalent to Ni(IOO)) as-deposited on different types of TiN layers: TiN deposited by a PVD method using Applied Materials ENDURA ® PVD system, a stack of Ti/TiN deposited by an Endura method, TiN deposited by an PVD method using Canon-Anelva PVD system, a stack of Ti/TiN deposited by an Anelva method, TiN deposited by atomic layer deposition (ALD), and TiN deposited by metalorganic chemical vapor deposition.
- 5b is an X-ray diffractogram of Ni(200) (equivalent to Ni(IOO)) as-deposited on different types of TiN layers: TiN deposited by MOCVD, Ti-rich TiN stacks, Ti- poor TiN stacks, TiN deposited by atomic layer depositiong (ALD). It can be seen that an as- deposited Ni layer comprises different amounts of Ni(200), depending on the underlying TiN or Ti/TiN layers.
- FIG. 6a and FIG. 6b set out for each of the above graphs the Ni(200) intensity, as well as the relationship Ni(200)/Ni(lll). All samples in the experiment had similar layer thicknesses, so the obtained XRD results can be compared. It can be seen that lower Ni(200) intensities provide devices with good switching, while the relationship between Ni(200)/Ni(lll) is not decisive on the switching properties (both high and low relationship results give both good and bad switching results).
- NiO microstructure did not show major difference among these samples, these differences in switching correlated well with the presence of Ni(200) crystalline orientation in the initial Ni film, which may for example be enhanced by providing a N-rich (Ti/N ⁇ 1) TiN film underneath the initial Ni film.
- the table below shows the composition, resistivity and crystal structure in as deposited TiN bottom electrodes of different types, also illustrated in FIG. 6a and FIG. 6b.
- Ni single crystals A better understanding of this observation was achieved by the use of Ni single crystals. It has been observed that the oxidation rate clearly depends on the Ni crystalline orientation: NiO grows faster in Ni(IOO) as compared to Ni(IIl) single crystals. Electrical evaluations of the single crystals showed that the stability of the switching seems to be related to the thickness of the NiO film formed: a non-stable switching (with difficult reset) is obtained in Ni(IOO) single crystals, which simultaneously showed the highest initial resistance values indicative of a thick NiO; the initial resistance of NiO grown on Ni(IIl) single crystals was approximately six orders of magnitude lower as compared to the NiO obtained in Ni(IOO) single crystals: 3xlO 4 ⁇ vs. IxIO 11 ⁇ , respectively.
- FIG. 11a and FIG. lib illustrate X-ray diffractograms of Ni films (deposited on a 40 nm
- the pre-anneal was at 500 0 C during 10 minutes in a N 2 environment. By the pre-anneal, formation of Ni(IIl) is enhanced.
- FIG. 7 shows that a same (good) bottom electrode can lead to a bad switching result, depending on the anneal.
- FIG. 8 illustrates the Ni(200)/Ni(lll) ratio intensity.
- TiN deposited by Endura Ti/TiN deposited by Endura TiN deposited by Anelva
- Ti/TiN deposited by Anelva and TiN deposited by ALD TiN deposited by MOCVD.
- the fact that in the examples illustrated Ti-poor or Ti-rich TiN films are deposited does not have anything to do with the hardware used, but rather by the tuning of the hardware used. Any hardware can be tuned with the right stoichiometry to obtain TiN as desired.
- the NiO formed by oxidation of the bottom electrode stacks shows similar characteristics for all bottom electrode stacks investigated.
- the stack thickness (Ni+NiO) was in all cases about 50 to 160 nm.
- NiO was polycrystalline, and their microstructure was similar, as can be seen from comparing FIG. 10a and FIG. 10b.
- X-ray diffractograms have shown that samples with no good switching consumed more Ni(200) in the formation of the NiO. This can be seen from FIG. 12, where the index a indicates "after oxidation", and the index b indicates "before oxidation”. It can be seen that devices with bad or no switching consume a lot of Ni(200) during oxidation.
- Embodiments with more Ni(IOO) in the as-deposited Ni layer consume more Ni(IOO) during the oxidation.
- a computer program may be stored/distributed on a suitable medium, such as an optical storage medium or a solid-state medium supplied together with or as part of other hardware, but may also be distributed in other forms, such as via the Internet or other wired or wireless telecommunication systems. Any reference signs in the claims should not be construed as limiting the scope.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Abstract
La présente invention porte sur un procédé de formation d'un élément de mémoire résistif NiO comprenant une couche de commutation résistive NiO (31). Le procédé consiste à obtenir un substrat (34), produire une couche Ni sur le substrat, et oxyder au moins partiellement la couche Ni, pour ainsi former la couche de commutation résistive NiO (31), l'obtention d'un substrat comprenant l'obtention d'un substrat qui favorise une formation subséquente de grains Ni à orientations cristallines s'oxydant plus lentement, par exemple des orientations (111), et/ou supprime la formation de grains Ni ayant des orientations cristallines à oxydation plus rapide, par exemple des orientations (100). Cela peut être obtenu, par exemple, par production sur le substrat d'une couche d'électrode inférieure TiN riche en N et pauvre en Ti. Par utilisation d'un substrat qui favorise une formation subséquente de grains Ni ayant des orientations cristallines à oxydation plus lente et/ou supprime la formation de grains Ni ayant des orientations cristallines à oxydation plus rapide, des éléments de mémoire résistifs ayant de bonnes propriétés de commutation peuvent être formés.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP09157797.3 | 2009-04-10 | ||
EP09157797A EP2239795A1 (fr) | 2009-04-10 | 2009-04-10 | Procédé de fabrication d'élément de mémoire comportant une couche NiO à commutation de résistivité et dispositifs ainsi obtenus |
EP09165515 | 2009-07-15 | ||
EP09165515.9 | 2009-07-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010115924A1 true WO2010115924A1 (fr) | 2010-10-14 |
Family
ID=42235207
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2010/054589 WO2010115924A1 (fr) | 2009-04-10 | 2010-04-07 | Procédé de fabrication d'un élément de mémoire comprenant une couche nio à commutation de résistivité et dispositifs obtenus par ce procédé |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2010115924A1 (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170141300A1 (en) * | 2015-11-13 | 2017-05-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive ram structure and method of fabrication thereof |
WO2018100380A1 (fr) * | 2016-12-01 | 2018-06-07 | Arm Ltd | Dispositif de commutation formé d'un matériau à électrons corrélés |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1591553A1 (fr) * | 2004-04-28 | 2005-11-02 | Becromal S.p.A. | Procédé pour la fabrication d'une électrode revêtue de nitrure de titane |
US20060215445A1 (en) * | 2005-03-28 | 2006-09-28 | In-Gyu Baek | Magneto-resistive memory cells and devices having asymmetrical contacts and methods of fabrication therefor |
EP1786046A2 (fr) * | 2005-11-11 | 2007-05-16 | Samsung Electronics Co., Ltd. | Dispositif de mémoire non-volatile et procédé de fabrication correspondant |
WO2007062014A1 (fr) | 2005-11-23 | 2007-05-31 | Sandisk 3D Llc | Cellule memoire comprenant un element de commutation a oxydes de nickel-cobalt |
-
2010
- 2010-04-07 WO PCT/EP2010/054589 patent/WO2010115924A1/fr active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1591553A1 (fr) * | 2004-04-28 | 2005-11-02 | Becromal S.p.A. | Procédé pour la fabrication d'une électrode revêtue de nitrure de titane |
US20060215445A1 (en) * | 2005-03-28 | 2006-09-28 | In-Gyu Baek | Magneto-resistive memory cells and devices having asymmetrical contacts and methods of fabrication therefor |
EP1786046A2 (fr) * | 2005-11-11 | 2007-05-16 | Samsung Electronics Co., Ltd. | Dispositif de mémoire non-volatile et procédé de fabrication correspondant |
WO2007062014A1 (fr) | 2005-11-23 | 2007-05-31 | Sandisk 3D Llc | Cellule memoire comprenant un element de commutation a oxydes de nickel-cobalt |
Non-Patent Citations (5)
Title |
---|
CATHCART J V ET AL: "The structure of thin oxide films formed on nickel crystals", JOURNAL OF THE ELECTROCHEMICAL SOCIETY USA, vol. 116, no. 5, May 1969 (1969-05-01), pages 664 - 668, XP002541605, ISSN: 0013-4651 * |
COURTADE ET AL: "Oxidation kinetics of Ni metallic films: Formation of NiO-based resistive switching structures", THIN SOLID FILMS, ELSEVIER-SEQUOIA S.A. LAUSANNE, CH, vol. 516, no. 12, 14 March 2008 (2008-03-14), pages 4083 - 4092, XP022533900, ISSN: 0040-6090 * |
D.C. KIM; S. SEO; S.E. AHN ET AL., APPLIED PHYSICS LETTER, vol. 88, no. 20, 2006, pages 202102 |
KANAME MATSUMOTO ET AL.: "Long-Length Y-Ba-Cu-O Coated Conductors Produced by Surface-Oxidation Epitaxy Method", IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, vol. 11, no. 1, March 2001 (2001-03-01) |
L. COURTADE ET AL.: "Resistive switching and microstructure of NiO binary oxide films developed for OxRRAM non-volatile memories", ICMTD, 2007 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170141300A1 (en) * | 2015-11-13 | 2017-05-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive ram structure and method of fabrication thereof |
US9978938B2 (en) * | 2015-11-13 | 2018-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive RAM structure and method of fabrication thereof |
WO2018100380A1 (fr) * | 2016-12-01 | 2018-06-07 | Arm Ltd | Dispositif de commutation formé d'un matériau à électrons corrélés |
US10193063B2 (en) | 2016-12-01 | 2019-01-29 | Arm Ltd. | Switching device formed from correlated electron material |
CN110036496A (zh) * | 2016-12-01 | 2019-07-19 | Arm有限公司 | 由相关电子材料形成的切换器件 |
US11011701B2 (en) | 2016-12-01 | 2021-05-18 | Cerfe Labs, Inc. | Switching device formed from correlated electron material |
CN110036496B (zh) * | 2016-12-01 | 2023-08-15 | 切尔费实验室公司 | 由相关电子材料形成的切换器件 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9818939B2 (en) | Resistive switching devices having a switching layer and an intermediate electrode layer and methods of formation thereof | |
US8859328B2 (en) | Multifunctional electrode | |
US7446010B2 (en) | Metal/semiconductor/metal (MSM) back-to-back Schottky diode | |
TW575927B (en) | Method for fabricating variable resistance device, method for fabricating non-volatile variable resistance memory device, and non-volatile variable resistance memory device | |
US7633108B2 (en) | Metal/semiconductor/metal current limiter | |
US7759771B2 (en) | Resistance random access memory and method of manufacturing the same | |
KR100693409B1 (ko) | 산화막의 저항변화를 이용한 비휘발성 기억소자 및 그제조방법 | |
EP3381066B1 (fr) | Dispositif à memristance et son procédé de fabrication | |
US8598560B1 (en) | Resistive memory elements exhibiting increased interfacial adhesion strength, methods of forming the same, and related resistive memory cells and memory devices | |
US8350244B2 (en) | Variable resistance device, method for manufacturing variable resistance device, and semiconductor storage device using variable resistance device | |
TW201637015A (zh) | 電阻切換式記憶元 | |
TW200830545A (en) | Phase-change material layer and phase-change memory device including the phase-change material layer | |
Hu et al. | High ON/OFF Ratio and Quantized Conductance in Resistive Switching of ${\rm TiO} _ {2} $ on Silicon | |
US20140103280A1 (en) | Nonvolatile resistive memory element with a passivated switching layer | |
KR101450093B1 (ko) | 이종접합 산화막 구조를 이용한 저항변화 메모리소자 및 그 제조방법 | |
US8487289B2 (en) | Electrically actuated device | |
JP2004241396A (ja) | 抵抗変化素子の製造方法および不揮発性抵抗変化メモリデバイスの製造方法、並びに不揮発性抵抗変化メモリデバイス | |
KR100724528B1 (ko) | 저항변화 기억소자용 박막 구조물 및 그 제조 방법 | |
KR20110081490A (ko) | 비휘발성 저항 변화 메모리 소자 | |
US9231198B2 (en) | Resistance-variable memory device including carbide-based solid electrolyte membrane and manufacturing method thereof | |
WO2010115924A1 (fr) | Procédé de fabrication d'un élément de mémoire comprenant une couche nio à commutation de résistivité et dispositifs obtenus par ce procédé | |
KR101046725B1 (ko) | 저항성 메모리 장치 | |
EP2239795A1 (fr) | Procédé de fabrication d'élément de mémoire comportant une couche NiO à commutation de résistivité et dispositifs ainsi obtenus | |
KR20100137608A (ko) | 비휘발성 저항 변화 메모리 소자 | |
KR100727650B1 (ko) | 에피택시 버퍼층을 이용한 비휘발성 기억소자 및 그제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10713192 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10713192 Country of ref document: EP Kind code of ref document: A1 |