WO2010060237A1

WO2010060237A1 - Network computer based on fpga

Info

Publication number: WO2010060237A1
Application number: PCT/CN2008/072912
Authority: WO
Inventors: 江殷; 赵煦苏
Original assignee: 北京瑞智创通系统科技有限公司
Priority date: 2008-11-03
Filing date: 2008-11-03
Publication date: 2010-06-03

Abstract

In embedded computer field, a network computer based on field-programmable gate array (FPGA) is provided to overcome the disadvantages that prior computer has higher power consumption, wastes more hardwares and is not convenient to expand the function of the processor. Inside the FPGA chip, there are an interchange bus, a bus controller, and two or more modules of the USB process module, Video Graphics Array module, Ethernet module, digital audio module or memory controller. The interchange bus transmits the data of every function module of the FPGA chip. The bus controller connects the interchange bus to control the interchange bus to transmit data. This invention reduces the system complexity and power consumption of the embedded computer, and makes the network computer have good expanding capability.

Description

An FPGA-based network computer

Technical field

The invention relates to the field of embedded electronic chips, in particular to a network computer based on a field programmable gate array (FPGA). Background technique

With the development of social science and technology, computers are used in more and more scenes, but for the needs of different jobs, perhaps only a part of the computing power of modern high-performance computers is used, resulting in cost and production waste, as shown in the figure. 1 is a schematic structural view of a computer system in the prior art.

In the prior art, a computer system with simplified functions, that is, a network computer, has appeared, and for various different applications, the technologies of the current network computer can be generally classified into the following two categories:

One is the traditional x86-based technology for reducing PCs. The other category is embedded system technology using dedicated chips.

The x86-based reduced PC technology is based on the technology of a PC, using a small local flash to replace the hard disk, reducing the local memory configuration, and using a CPU with a reduced instruction set, and using a reduced version of the operating system. Dedicated commercial PC. Network computers using this architecture technology, because the hardware modules necessary for the PC system have not been reduced, only a few reductions in the configuration of the functional modules, so the complexity is not reduced. There is no reduction in manufacturing cost compared to traditional PCs. In addition, because this type of network computer must use some fixed chipset, there is no significant improvement in power consumption.

Embedded system technology using a dedicated chip is another architecture technology that is widely used in network computer products. Some people call it a "thin client". Traditional embedded system technologies generally use fixed chips or chipsets, such as embedded systems based on ARM (Advanced reduced instruction set computer machines) and embedded systems using PowerPC architecture. This technology using a fixed chipset is compared to x86 technology. In terms of cost and technical complexity, there is a certain reduction in scalability, but in terms of scalability, for example, if you need to add some hardware or software functional modules to a fixed architecture, this architecture with dedicated chips can be powerless. And the embedded system using A or PowerPC still consumes a lot of power. Summary of the invention

It is an object of the present invention to provide a network computer based on an FPGA, in order to solve the problem that the power consumption of the ordinary computer system in the prior art is too high, the hardware is easy to waste, and the cost is too high.

In order to solve the above existing problems, an embodiment of the present invention provides an FPGA-based network computer, which is characterized in that the FPGA chip includes a switching bus and a bus controller, and further includes a USB processing module, a display drawing array module, and an Ethernet module. Two or more of a digital audio module or a memory controller for transmitting data of each functional module in the FPGA chip, the bus controller being connected to the switching bus for controlling the The exchange bus transfers data.

A further aspect of an FPGA-based network computer according to an embodiment of the invention further includes a power PC chip connected to the FPGA chip, the power PC chip internally comprising a plurality of hardware chip sets, respectively The function of the FPGA chip of the network computer is not realized, for example, if there is no Ethernet module in the FPGA chip, the Ethernet connection is realized by the Ethernet chipset of the power PC chip.

According to a further aspect of the FPGA-based network computer according to the embodiment of the present invention, the FPGA chip further includes a processor core simulated by software, and is connected to the switching bus for the FPGA. Other functional modules within the chip send control logic.

According to a further aspect of an FPGA-based network computer according to an embodiment of the invention, the FPGA chip further includes a Ps/2 module simulated by software for processing data of an external device using the Ps/2 interface. .

According to a further aspect of an FPGA-based network computer according to an embodiment of the invention, the network computer further comprises the following interface corresponding to each software simulation module of the FPGA chip: a USB interface, the USB interface is connected to a corresponding pin of the FPGA chip, and is used for data communication with the FP GA, the USB processing module of the FPGA chip processes data of the USB interface; and displays a drawing array interface, The display drawing array interface is connected to a corresponding pin of the FPGA chip, and is configured to output data processed by the display drawing array module of the FPGA chip to a display device external to the network computer;

An Ethernet interface, the Ethernet interface is connected to a corresponding pin of the FPGA chip, and configured to transmit data processed by an Ethernet module of the FPGA chip;

a digital audio interface, the digital audio interface being connected to a corresponding pin of the FPGA chip, for transmitting data processed by the digital audio module of the FPGA chip;

And a storage controller interface, where the storage controller interface is connected to a corresponding pin of the FPGA chip, and is used for data transmission between the FPGA chip and the memory.

According to a further aspect of the FPGA-based network computer according to the embodiment of the present invention, the FPGA chip further includes a joint test interface module, and is connected to the switch bus, and is configured to be used in the FPGA chip. Each device was tested.

According to a further aspect of an FPGA-based network computer according to an embodiment of the invention, the FPGA chip further includes an on-chip user logic module connected to the switch bus for starting the FPGA chip.

According to a further aspect of the FPGA-based network computer according to the embodiment of the present invention, the FPGA chip further includes a timer, and is connected to the switching bus, and is used for other internals of the F PGA chip. The function module provides clock data.

The beneficial effects of the method embodiment of the present invention are that an FPGA is used to implement a plurality of functional modules of a computer. Since a plurality of corresponding hardware modules are not used, only a software is programmed on the FPGA to implement various functions, so the present invention The network computer is low in manufacturing cost; and therefore, the product can be energy-saving and environmentally friendly, because when the computer is upgraded, the hardware waste is not reduced by using multiple hardware modules, and no more environmental pollution is caused, and the FGPA implementation of the embodiment of the present invention is realized. Functional model of various computers DRAWINGS

The drawings described herein are provided to provide a further understanding of the invention, and are not intended to limit the invention. In the drawing:

1 is a schematic structural view of a computer system in the prior art;

2 is a schematic diagram of functional modules of a first embodiment of an FPGA-based network computer according to the present invention; FIG. 3 is a circuit diagram of a first embodiment of a network computer based on FPGA according to the present invention;

4 is a schematic diagram of a Ps/2 mouse interface according to an embodiment of the present invention;

Figure 5 shows a schematic diagram of the VGA interface;

6 is a schematic diagram of functional modules of a second embodiment of an FPGA-based network computer according to the present invention; FIG. 7 is a circuit diagram of a second embodiment of an FPGA-based network computer according to the present invention;

FIG. 8 is a schematic diagram of a network interface according to an embodiment of the present invention. detailed description

In order to make the objects, technical solutions and advantages of the present invention more comprehensible, the specific embodiments of the present invention will be described in detail below. The illustrative embodiments of the present invention and the description thereof are intended to be illustrative of the invention, but are not intended to limit the invention.

Embodiments of the present invention provide a network computer based on an FPGA. The invention will now be described in detail in conjunction with the drawings.

2 is a schematic diagram of functional modules of a first embodiment of an FPGA-based network computer according to the present invention, including an FPGA chip 100, a processor core 101 implemented by using an internal logic circuit of the FPGA chip, and an internal logic circuit of the FPGA chip. The memory controller 102, the switching bus controller 103 implemented by the internal logic circuit of the FPGA chip, the switching bus 104 implemented by the internal logic circuit of the FPGA chip, and the asynchronous serial transceiver 105 implemented by the internal logic circuit of the FPGA chip are utilized. The timer 106 implemented by the internal logic circuit of the FPGA chip, the display graphics array (VGA: Video Graphics Array) module 107 implemented by the internal logic circuit of the FPGA chip, and the USB processing module 108 implemented by the internal logic circuit of the FPGA chip, The Ethernet module 109 (ETHPHY) implemented by the internal logic circuit of the FPGA chip, and the synchronous serial interface module implemented by the internal logic circuit of the FPGA chip The block (SPI) 110, the on-chip user logic 111 implemented by the internal logic circuit of the FPGA chip, and the digital audio module 112 implemented by the internal logic circuit of the FPGA chip, the joint test (JTAG: Joint Test Action Group) interface module 113. The Ps/2 processing module 114 implemented by the internal logic circuit of the FPGA chip.

The foregoing implementation of various functions by the internal logic circuit of the FPGA chip refers to, according to the method for processing data by the existing hardware function module, using the editing tool of the FPGA chip, so that the FPGA chip simulates the function of the hardware, for example, can be used. The hardware description language (HDL) constructs the internal logic circuit of the FPGA chip on the FPGA chip, so that the FPGA chip implements the video data processing function of the hardware VGA device.

The processor core 101, the memory controller 102, the bus controller 103, the asynchronous serial transceiver

105. The timer 106, the VGA module 107, the USB processing module 108, the Ethernet module 109, the synchronous serial interface module 110, the on-chip user logic 111, the digital audio module 112, the JTAG interface module 113, and the Ps/2 processing module 114 respectively Connected to the FPGA internal switch bus 104.

The processor core 101 is used to implement the functions of the soft CPU, process externally input data, and control other functional modules on the FPGA. The processor core 101 can be implemented using a soft core CPU of the prior art.

The storage controller 102 is configured to perform data transmission control on a Synchronous Dynamic Random Access Memory (SDRAM), a Read-Only Memory (ROM), and an external Flash.

The bus controller 103 is used to control the transfer of data on the bus. The bus controller can be used

The HDL language simulates the control functions of a typical computer's bus controller on an FPGA chip.

The FPGA internal switch bus 104 is used to provide bus channels to various functional blocks within the FPGA. All functional modules are connected to the FPGA internal switching bus 104 via an NPI interface.

The asynchronous serial transceiver 105 is configured to manage data USB when the FPGA is being debugged.

The timer 106 is used to provide clocks to other functional modules.

The VGA module 107 is configured to process video data and communicate with an external display via a VGA interface or The video capture device performs data communication.

The USB processing module 108 is configured to process data of a user USB device.

The Ethernet module 109 is configured to receive data transmitted by the network interface, and modulate and demodulate the transmission data to implement a function of the network card. The network interface is, for example, an RJ45 interface.

The synchronous serial interface module 110 is configured to manage data USB when the FPGA is debugging. The on-chip user logic 111 is used to boot the FPGA chip.

The digital audio module 112 is configured to process audio data and communicate data with an external speaker or audio capture device via an audio interface.

The JTAG interface module 113 is configured to connect to an external JTAG debugger, and use the JTAG debugger to test each device in the FPGA chip. The device described here is different from the above functional module and refers to the physical device within the FPGA chip.

The Ps/2 processing module 114 is configured to control the input and output of the Ps/2 interface peripheral, such as the mouse and keyboard of the Ps/2 interface.

FIG. 3 is a circuit diagram of a first embodiment of an FPGA-based network computer according to the present invention.

The FPGA chip 200 shown in FIG. 2 includes various functional modules internally implemented by software, including a controller for the memory, an asynchronous serial transceiver, a VGA module, a USB processing module, an Ethernet module, and a synchronous serial interface. Module, digital audio module, JTAG interface module and Ps/2 processing module; also has USB and Ps/2 interface 201 outside the FPGA chip (including USB interface pin and Ps/2 interface pin), digital audio Interface 202, Ethernet interface 203, JTAG interface 204, NAND Flash interface 205, SDRAM interface 206, VGA interface 207, SPI interface 208, UART interface 209.

The USB and Ps/2 interface 201, the digital audio interface 202, the Ethernet interface 203, the JTAG interface 204, the non-flash interface (NAND Flash) 205, the SDRAM interface 206, the VGA interface 207, the SPI interface 208, and the UART interface 209 are both Connected to corresponding pins on the FPGA chip 200.

The USB and Ps/2 interface 201 is connected to the tube of the USB module of the FPGA chip 200 through a corresponding pin (USB-1-n-pin, USB-1-p pin) and Ps/2 module. Foot (KB-d pin and The MS-CK pin is connected, and the USB and Ps/2 interface 201 is connected to a device such as an external mouse, a keyboard, or the like, or a Ps/2 or USB interface. The KB_d pin represents a set of pin data (KB_d) and a clock (KB_CK) pin of the Ps/2 interface keyboard, and the MS-CK pin represents a Ps/2 interface mouse. A set of pin data (MS_d) and clock (MS_CK) pins.

The digital audio interface 202 is connected to a pin drawn from a digital audio module of the FPGA chip 200 through a corresponding pin, and audio input and output is performed through the digital audio interface 202.

The Ethernet interface 203 is connected to a pin drawn from an Ethernet module of the FPGA chip 200 through a corresponding pin, and is connected to the network interface through the Ethernet interface 203 to perform network data communication, for example, the network interface. Can be RJ45 interface.

The JTAG interface 204 is connected to the JTAG interface module of the FPGA chip 200 through a corresponding pin, and the JTAG debugger is accessed through the JTAG interface 204 to implement various devices in the FPGA chip, such as transistors, and non- Devices such as doors are tested.

The NAND Flash interface 205 and the corresponding pins of the SDRAM interface 206 are connected to the memory controller of the FPGA chip 200, and the data is transmitted through the NAND Flash interface 205 and the SDRAM interface 206 and external storage devices such as Flash and SDRAM. The operating system and pre-installed software in the external Flash are obtained through the NAND Flash interface 205, and the SDRAM interface 206 enables the FPGA chip to utilize the external SDRAM memory to provide a memory space for running the software.

The VGA interface 207 is connected to the VGA module of the FPGA chip 200 through corresponding pins, and the video data is input and output through the VGA interface 207.

The SPI interface 208 is connected to the synchronous serial interface module of the FPGA chip 200 through a corresponding pin, and the synchronous serial interface module of the FPGA chip 200 is communicated with external synchronous serial data through the SPI interface 208. .

The UART interface 209 is connected to an asynchronous serial transceiver of the FPGA chip 200 through a corresponding pin, and the asynchronous serial transceiver of the FPGA chip 200 is communicated with external asynchronous serial data through the UART interface 209. .

As a preferred embodiment, Table 1 determines the interface pins of the functional modules of the FPGA chip. Main pin description

USB USB — l—N Universal Serial Bus P

USB-1 - P Universal Serial Bus N

Ps/2 KB D Ps keyboard interface

MS-CK Ps mouse interface

ETHPHY TXD sends data signals

Ethernet module RXD receives data signals

RXCLK transmit clock signal

TXCLK receive clock signal

COL collision detection signal

MDIO digital USB and Ps/2 management signals

RXDV accepts control signals

RXER accepts error signals

CLK25 clock signal

RSTN control signal

LED1/LED2 LED indication signal

MDC continuously processes clock signals

TXEN transmit enable signal

CRS carrier detect signal

MDI - RP differential receive signal positive

MDI_RN differential receive signal negative

MDI-TP differential transmission signal is positive

MDI-TN differential transmit signal negative CLK 25 Ethernet clock signal

VGA module VGA b VGA blue signal input

VGA r VGA red signal input

VGA g VGA green signal input

HSYNC horizontal sync signal

VSYNC vertical sync signal

SDA serial data line

SCL serial clock line is shown in FIG. 4 is a schematic diagram of a Ps/2 mouse interface according to an embodiment of the present invention, wherein the pin 1 of the Ps/2 interface and the MS-D pin of the FPGA chip Ps/2 module of the first embodiment Connection for transmitting data; pin 3 of the Ps/2 interface is connected to the ground; pin 4 of the Ps/2 interface is connected to the power supply VCC; pin 5 of the Ps/2 interface is connected to the MS-CK pin of the FPGA , used to transmit clock information.

Figure 5 shows a schematic diagram of the VGA interface. The pins 1, 2, and 3 of the VGA interface are respectively connected to the VGA red, VGA green, and VGA blue pins of the FPGA chip, and are used to transmit red, green, and The blue color data; the pins 13 and 14 of the VGA interface are respectively connected with the horizontal synchronization signal (VGA-HSVNC) and the vertical synchronization signal (VGA-VSVNC) pins of the FPGA chip VGA module, and are used for transmitting horizontal synchronization and vertical synchronization signals.

Through the above embodiment, a single FPGA chip is used to simulate various hardware functions, and the connection between the FPGA chip and the external interface enables the FPGA to implement the function of the network computer, and since all functions are implemented in the FPGA chip using software, the cost is on the hardware. Very low.

FIG. 6 is a schematic diagram of functional modules of a second embodiment of an FPGA-based network computer according to the present invention, including a Power PC (Performance Optimized With Enhanced RISC) chip 300, an FPGA chip 301, a NAND interface 302, and an SD card reader interface 303. USB interface 304, Ethernet interface 305, UART interface 306, first JTAG interface 307, digital audio interface 308, Ps/2 interface 309, VGA interface 310, video memory (VID SD) interface 311, second JTAG interface 312, network interface 313. The NAND interface 302, the SD card reader interface 303, the USB interface 304, the UART interface 306, the first JTAG interface 307, and the Ethernet interface 305 are respectively connected to the power PC chip 300, the network interface 313 and the The Ethernet interface 305 is connected, and has a corresponding hardware chipset inside the power PC chip 300 to support data control and processing of each interface; the FPGA chip 301 is connected to the power PC chip 300, and accepts the power PC. The control of the chip 300; the Ps/2 interface 309, the digital audio interface 308, the VGA interface 310, the memory (VID SD) interface 311, and the second JTAG interface 312 are respectively connected to the FPGA chip 301, where the FPGA chip The 301 has corresponding software function modules internally to support data control and processing of the external interfaces.

Since the power PC chip 300 has a chipset supporting each functional module internally, the processing speed is relatively fast, but the disadvantage is that the cost is relatively high, and since the internal chipset is composed of hardware, the functions that the power PC chip 300 can perform are affected. By limiting the FPGA chip 301, the FPGA chip 301 can be implemented by various functions. For example, the power PC chip 300 in this example does not have VGA video processing capability, audio data processing capability, and Ps/2. The serial data processing capability, but the above functions are realized by the software function module inside the FPGA chip 301. The Power PC chip 300 realizes the above functions by controlling and calling the FPGA chip 301, so the power PC chip 300 and the FPGA in this embodiment The network computer formed by the chip 301 can realize the basic functions of an ordinary computer at a relatively high speed and at a low cost.

FIG. 7 is a circuit diagram of a second embodiment of an FPGA-based network computer according to the present invention.

This embodiment is not described in detail in the connection between the power PC chip and the peripheral interface in the prior art. The description of the FPGA chip and the peripheral interface may refer to the first embodiment of the present invention. In this example, only the power PC chip is used. The interface circuit between the FPGA chip is described. The interface pin definition between the two is shown in Table 2.

Table 2

Main pin description

POWERPC control of FPGA EBI- DATA data line

EBI ADDR address line EBI_WBEN write enable signal

EBI_CSN chip select signal

EBI_RW read enable signal

EBI RDY status detection signal

EBI CLK EBI clock signal

PPC - RSTN control signal

FPGA PROGB import signal

FPGA - DONE FPGA Ready Signal

FPGA - dish TB address verification signal

CLK OSC system clock signal

GMII - REFCLK receive clock signal

FPGA - IRQN interrupt signal

FPGA - DIN FPGA detection signal

FPGA CCLK FPGA Clock Signal

CLK 24 USB clock signal

CLK 25 Ethernet clock signal

FIG. 8 is a schematic diagram of a network interface according to an embodiment of the present invention, wherein the differential transmission signals of the pins 1, 2, 3, and 6 of the network interface 313 and the Ethernet interface 305 are positive MDI-TP pins, and the differential transmission signals are negative. MDI—TN pin, differential receive signal positive MDI—R pin, differential receive signal negative PMDI—RN pin is connected, and LED1 and LED2 are connected to LED1 and LED2 pins of Ethernet interface 305, respectively.

The utility model has the beneficial effects that the function module of the plurality of computers is realized by using one FPGA, and the network computer manufacturing cost of the invention is realized because the corresponding plurality of hardware modules are not used, and only the functions of the FPGA are implemented on the software. Low; and therefore also able to achieve energy saving and environmental protection, When the computer is upgraded, the hardware waste is not reduced, and the environmental waste is not caused, and the FGPA of the embodiment of the present invention implements a plurality of computer functional modules, and the power consumption is low, which is equivalent to ordinary PC 1/40 (power consumption 5 watts, maximum no more than 6 watts, ordinary PC power consumption 200 watts); indirect savings of air conditioning costs over 80%, compact size, weight less than 200 grams, saving floor space and transportation Cost; adopts fanless design, no noise operation; product meets the green standard of RoHS (Restriction of Hazardous Substances), does not produce any harmful waste; operation and maintenance management is simple: low power consumption, can avoid heat generation Too much, component aging is accelerated, so the failure rate is low; flexibility can be used to add hardware and software functional modules to the fixed architecture at any time.

The above described embodiments of the present invention are further described in detail, and the embodiments of the present invention are intended to be illustrative only. The scope of the protection, any modifications, equivalents, improvements, etc., made within the spirit and scope of the invention are intended to be included within the scope of the invention.

Claims

Rights request

1 . An FPGA-based network computer, characterized in that the FPGA chip comprises a switching bus and a bus controller, and further comprises two of a USB processing module, a display drawing array module, an Ethernet module, a digital audio module or a storage controller. The switching bus is configured to transmit data of each functional module in the FPGA chip, and the bus controller is connected to the switching bus for controlling the switching bus to transmit data.

2. The FPGA-based network computer according to claim 1, further comprising a power PC chip connected to the FPGA chip, the power PC chip internally comprising a plurality of hardware chip sets.

3. The FPGA-based network computer according to claim 1, wherein the FPGA chip further includes a processor core connected to the switching bus for being used in the FPG A chip. Other function modules send control logic.

4. The FPGA-based network computer according to claim 3, wherein the FPGA chip further comprises a Ps/2 processing module for processing data of an external device using the Ps/2 interface.

5. The FPGA-based network computer according to claim 1, wherein the network computer further comprises an interface corresponding to each module of the FPGA chip:

a USB interface, the USB interface is connected to a corresponding pin of the USB processing module of the FPGA chip, for performing data communication with the FPGA, and the USB processing module of the FPGA chip processes data of the USB interface;

Displaying a drawing array interface, the display drawing array interface being connected to a corresponding pin of the display drawing array module of the FPGA chip, for outputting data processed by the display drawing array module of the FPGA chip to the outside of the network computer Display device

An Ethernet interface, the Ethernet interface is connected to a corresponding pin of the Ethernet module of the FPGA chip, and configured to transmit data processed by the Ethernet module of the FPGA chip;

a digital audio interface, the digital audio interface and a corresponding tube of the digital audio module of the FPGA chip a pin connection for transmitting data processed by the digital audio module of the FPGA chip;

And a storage controller interface, where the storage controller interface is connected to a corresponding pin of the storage controller of the FPGA chip, and is used for data transmission between the FPGA chip and the memory.

The FPGA-based network computer according to claim 1, wherein the FPGA chip further comprises a joint test interface module, and is connected to the switch bus for being used in the FPGA chip. Each device was tested.

7. The FPGA-based network computer according to claim 1, wherein the FPGA chip further comprises an on-chip user logic module connected to the switch bus for starting the FPGA chip.

8. The FPGA-based network computer according to claim 1, wherein the F

The PGA chip further includes a timer internally connected to the switching bus for providing clock data to other functional modules inside the FPGA chip.