WO2010039896A3 - Éléments de mémoire volatile à immunité à la perturbation par des erreurs logicielles - Google Patents
Éléments de mémoire volatile à immunité à la perturbation par des erreurs logicielles Download PDFInfo
- Publication number
- WO2010039896A3 WO2010039896A3 PCT/US2009/059116 US2009059116W WO2010039896A3 WO 2010039896 A3 WO2010039896 A3 WO 2010039896A3 US 2009059116 W US2009059116 W US 2009059116W WO 2010039896 A3 WO2010039896 A3 WO 2010039896A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power supply
- memory elements
- signal
- soft error
- signal strengths
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
- G11C11/4125—Cells incorporating circuit means for protecting against loss of information
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/0033—Radiation hardening
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
Abstract
La présente invention concerne des éléments de mémoire volatile présentant une immunité aux événements de perturbation par des erreurs logicielles lorsqu’ils sont soumis à des frappes de particules à haute énergie atomique. Les éléments de mémoire peuvent avoir chacun dix transistors. Pour surmonter les difficultés lors de l’écriture de données dans les éléments de mémoire, des intensités de signal pour un ou plusieurs parmi les signaux fournis à la matrice peuvent être ajustées. On peut prévoir deux tensions d’alimentation positives qui sont utilisées dans l’alimentation de chaque élément de mémoire. Une des tensions d’alimentation peut être temporairement abaissée par rapport à l’autre tension d’alimentation pour améliorer la marge d’écriture lors d’opérations de chargement de données. D’autres intensités de signal qui peuvent être ajustées de cette manière comprennent d’autres signaux d’alimentation, des niveaux de signal de données, des grandeurs d’adresses et de signaux en clair, et des intensités de signal de masse. Un circuit d’alimentation réglable et un circuit de commande d’écriture-lecture de données peuvent être utilisés dans la production de ces ajustements d’intensité de signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200980143407.7A CN102203867B (zh) | 2008-10-01 | 2009-09-30 | 具有软错误翻转抗扰性的易失性存储器元件 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10199808P | 2008-10-01 | 2008-10-01 | |
US61/101,998 | 2008-10-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2010039896A2 WO2010039896A2 (fr) | 2010-04-08 |
WO2010039896A3 true WO2010039896A3 (fr) | 2010-05-27 |
Family
ID=42057307
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2009/059116 WO2010039896A2 (fr) | 2008-10-01 | 2009-09-30 | Éléments de mémoire volatile à immunité à la perturbation par des erreurs logicielles |
Country Status (3)
Country | Link |
---|---|
US (3) | US8355292B2 (fr) |
CN (2) | CN102203867B (fr) |
WO (1) | WO2010039896A2 (fr) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7639540B2 (en) * | 2007-02-16 | 2009-12-29 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory having multiple external power supplies |
US7920410B1 (en) * | 2009-02-23 | 2011-04-05 | Altera Corporation | Memory elements with increased write margin and soft error upset immunity |
US8432724B2 (en) * | 2010-04-02 | 2013-04-30 | Altera Corporation | Memory elements with soft error upset immunity |
US9256266B1 (en) | 2011-11-04 | 2016-02-09 | Altera Corporation | Negative bit line driver circuitry |
US20130229858A1 (en) * | 2012-03-02 | 2013-09-05 | Maxwell Consulting | Fault Tolerant Static Random-Access Memory |
CN103366802B (zh) * | 2013-06-26 | 2016-06-29 | 清华大学 | 一种静态随机存储单元 |
CN103746678B (zh) * | 2014-01-10 | 2016-08-17 | 电子科技大学 | 基于保护门替代电路的set加固结构 |
KR20160047199A (ko) * | 2014-10-22 | 2016-05-02 | 에스케이하이닉스 주식회사 | 래치 회로 및 이를 포함하는 래치 회로 어레이 |
US9576625B1 (en) * | 2015-10-08 | 2017-02-21 | Altera Corporation | Register initialization using multi-pass configuration |
US10181851B2 (en) * | 2017-03-20 | 2019-01-15 | Vanderbilt University | Dual interlocked logic circuits |
US10242732B2 (en) | 2017-05-15 | 2019-03-26 | Intel Corporation | Memory elements with soft-error-upset (SEU) immunity using parasitic components |
US10269426B2 (en) * | 2017-06-15 | 2019-04-23 | Intel Corporation | Integrated circuits with complementary non-volatile resistive memory elements |
CN108183706B (zh) * | 2018-01-29 | 2021-09-07 | 中国人民解放军国防科技大学 | 一种抗单粒子翻转的寄存器文件存储阵列写单元 |
US10528292B2 (en) * | 2018-05-22 | 2020-01-07 | Luca De Santis | Power down/power-loss memory controller |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040027902A1 (en) * | 2000-05-24 | 2004-02-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with reduced current consumption in standby state |
US20060023535A1 (en) * | 2004-07-13 | 2006-02-02 | Ki-Chul Chun | Circuit and method of driving bitlines of integrated circuit memory using improved precharge scheme and sense-amplification scheme |
US20060092745A1 (en) * | 2004-11-04 | 2006-05-04 | Hynix Semiconductor Inc. | Semiconductor memory device with internal power supply |
US20070041242A1 (en) * | 2005-08-19 | 2007-02-22 | Sony Corporation | Nonvolatile memory cell, storage device and nonvolatile logic circuit |
Family Cites Families (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4380055A (en) * | 1980-12-24 | 1983-04-12 | Mostek Corporation | Static RAM memory cell |
US6172900B1 (en) * | 1998-01-16 | 2001-01-09 | Altera Corporation | Compact, low voltage, noise-immune RAM cell |
US6175533B1 (en) * | 1999-04-12 | 2001-01-16 | Lucent Technologies Inc. | Multi-port memory cell with preset |
EP1203450A1 (fr) | 1999-07-28 | 2002-05-08 | Lockheed Martin Corporation | Circuit bascule insensible aux particules ionisantes isolees ameliore |
US6545904B2 (en) | 2001-03-16 | 2003-04-08 | Micron Technology, Inc. | 6f2 dram array, a dram array formed on a semiconductive substrate, a method of forming memory cells in a 6f2 dram array and a method of isolating a single row of memory cells in a 6f2 dram array |
US6549453B2 (en) * | 2001-06-29 | 2003-04-15 | International Business Machines Corporation | Method and apparatus for writing operation in SRAM cells employing PFETS pass gates |
JP2003060087A (ja) * | 2001-08-10 | 2003-02-28 | Mitsubishi Electric Corp | 半導体記憶装置 |
US6750497B2 (en) | 2002-08-22 | 2004-06-15 | Micron Technology, Inc. | High-speed transparent refresh DRAM-based memory cell |
US6876572B2 (en) * | 2003-05-21 | 2005-04-05 | Altera Corporation | Programmable logic devices with stabilized configuration cells for reduced soft error rates |
US7023235B2 (en) * | 2003-12-12 | 2006-04-04 | Universities Research Association, Inc. | Redundant single event upset supression system |
US6972987B1 (en) * | 2004-05-27 | 2005-12-06 | Altera Corporation | Techniques for reducing power consumption in memory cells |
US7092280B2 (en) * | 2004-11-22 | 2006-08-15 | International Business Machines Corp. | SRAM with dynamically asymmetric cell |
KR100707181B1 (ko) | 2005-02-14 | 2007-04-13 | 삼성전자주식회사 | 듀얼 스토리지 노드를 구비하는 반도체 메모리 장치와 그제조 및 동작 방법 |
US7376001B2 (en) * | 2005-10-13 | 2008-05-20 | International Business Machines Corporation | Row circuit ring oscillator method for evaluating memory cell performance |
US7277351B2 (en) | 2005-11-17 | 2007-10-02 | Altera Corporation | Programmable logic device memory elements with elevated power supply levels |
US7430148B2 (en) | 2005-11-17 | 2008-09-30 | Altera Corporation | Volatile memory elements with boosted output voltages for programmable logic device integrated circuits |
US7411853B2 (en) * | 2005-11-17 | 2008-08-12 | Altera Corporation | Volatile memory elements with elevated power supply levels for programmable logic device integrated circuits |
US7313032B2 (en) * | 2005-11-29 | 2007-12-25 | International Business Machines Corporation | SRAM voltage control for improved operational margins |
US7352610B1 (en) * | 2005-12-06 | 2008-04-01 | Altera Corporation | Volatile memory elements with soft error upset immunity for programmable logic device integrated circuits |
US7339816B1 (en) * | 2006-01-27 | 2008-03-04 | Altera Corporation | Soft error tolerance for configuration memory in programmable devices |
US7388772B1 (en) * | 2006-03-20 | 2008-06-17 | Altera Corporation | Latch circuit |
US7821050B1 (en) * | 2006-07-31 | 2010-10-26 | Altera Corporation | CRAM transistors with high immunity to soft error |
US7359272B2 (en) * | 2006-08-18 | 2008-04-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit and method for an SRAM with reduced power consumption |
JP5057430B2 (ja) * | 2006-12-18 | 2012-10-24 | ルネサスエレクトロニクス株式会社 | 半導体集積回路とその製造方法 |
US7570537B2 (en) * | 2007-07-12 | 2009-08-04 | Sun Microsystems, Inc. | Memory cells with power switch circuit for improved low voltage operation |
US7791941B2 (en) * | 2007-10-26 | 2010-09-07 | Micron Technology, Inc. | Non-volatile SRAM cell |
US20090161410A1 (en) * | 2007-12-21 | 2009-06-25 | Texas Instruments Inc. | Seven transistor sram cell |
US7768818B1 (en) * | 2008-03-27 | 2010-08-03 | Altera Corporation | Integrated circuit memory elements |
US7911826B1 (en) * | 2008-03-27 | 2011-03-22 | Altera Corporation | Integrated circuits with clearable memory elements |
US8072797B2 (en) * | 2008-07-07 | 2011-12-06 | Certichip Inc. | SRAM cell without dedicated access transistors |
US8605516B2 (en) * | 2009-01-07 | 2013-12-10 | California Institute Of Technology | Ultra-low-power variation-tolerant radiation-hardened cache design |
US7920410B1 (en) * | 2009-02-23 | 2011-04-05 | Altera Corporation | Memory elements with increased write margin and soft error upset immunity |
US7872903B2 (en) * | 2009-03-19 | 2011-01-18 | Altera Corporation | Volatile memory elements with soft error upset immunity |
US8081010B1 (en) * | 2009-11-24 | 2011-12-20 | Ics, Llc | Self restoring logic |
-
2009
- 2009-09-30 WO PCT/US2009/059116 patent/WO2010039896A2/fr active Application Filing
- 2009-09-30 US US12/571,143 patent/US8355292B2/en active Active
- 2009-09-30 CN CN200980143407.7A patent/CN102203867B/zh active Active
- 2009-09-30 CN CN201410033317.5A patent/CN103778946B/zh active Active
-
2010
- 2010-06-22 US US12/820,410 patent/US8077500B2/en not_active Expired - Fee Related
-
2013
- 2013-01-02 US US13/732,737 patent/US8873278B1/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040027902A1 (en) * | 2000-05-24 | 2004-02-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with reduced current consumption in standby state |
US20060023535A1 (en) * | 2004-07-13 | 2006-02-02 | Ki-Chul Chun | Circuit and method of driving bitlines of integrated circuit memory using improved precharge scheme and sense-amplification scheme |
US20060092745A1 (en) * | 2004-11-04 | 2006-05-04 | Hynix Semiconductor Inc. | Semiconductor memory device with internal power supply |
US20070041242A1 (en) * | 2005-08-19 | 2007-02-22 | Sony Corporation | Nonvolatile memory cell, storage device and nonvolatile logic circuit |
Also Published As
Publication number | Publication date |
---|---|
WO2010039896A2 (fr) | 2010-04-08 |
CN103778946A (zh) | 2014-05-07 |
US20100080033A1 (en) | 2010-04-01 |
CN102203867A (zh) | 2011-09-28 |
CN102203867B (zh) | 2014-02-26 |
US8873278B1 (en) | 2014-10-28 |
US8077500B2 (en) | 2011-12-13 |
US20100254203A1 (en) | 2010-10-07 |
US8355292B2 (en) | 2013-01-15 |
CN103778946B (zh) | 2017-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2010039896A3 (fr) | Éléments de mémoire volatile à immunité à la perturbation par des erreurs logicielles | |
WO2010088042A3 (fr) | Mémoire dotée d'un circuit d'aide à l'écriture à tension négative et son procédé | |
US8665658B2 (en) | Tracking cell and method for semiconductor memories | |
WO2007061666A3 (fr) | Elements de memoire volatile presentant des tensions de sortie amplifiees, destines a des circuits integres presentant un dispositif a logique programmable | |
WO2009009076A3 (fr) | Correction d'erreur pour une mémoire | |
US20110090750A1 (en) | Sram delay circuit that tracks bitcell characteristics | |
WO2007061667A3 (fr) | Elements de memoire volatile a hauts niveaux d'alimentation en energie pour circuits integres de type circuits logiques programmables | |
WO2012044635A3 (fr) | Détection de mémoire non-et basée sur une position de ligne de mots | |
TW200707444A (en) | Non-volatile memory and method with control gate compensation for source line bias errors | |
TW200721459A (en) | Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage | |
TW200605080A (en) | Method of reading NAND memory to compensate for coupling between storage elements | |
WO2007126830A3 (fr) | Matrice mémoire présentant une longueur de mots programmable, et procédé d'exploitation de cette dernière | |
WO2009097677A8 (fr) | Dispositif de mémoire non volatile ayant une taille de page pouvant être configurée | |
TW201129979A (en) | Memory kink checking | |
TW200802404A (en) | Volatile memory cell two-pass writing method | |
WO2008157037A3 (fr) | Programmations grossière et fine dans une mémoire à semi-conducteurs | |
TW200713326A (en) | Semiconductor memory device | |
WO2007106135A3 (fr) | Circuit cmos fournissant une tension de référence non volatile de précision | |
WO2012087805A3 (fr) | Mémoire rémanente et procédés avec points de lecture doux asymétriques autour de points de lecture durs | |
WO2011123423A3 (fr) | Éléments mémoire avec immunité aux perturbations d'erreurs intermittentes | |
US11380401B2 (en) | High-voltage shifter with reduced transistor degradation | |
TW200733114A (en) | Method for programming of multi-state non-volatile memory using smart verify | |
JP6408872B2 (ja) | 書込み補助電圧ブーストを使用したメモリ回路 | |
US11355206B2 (en) | High-voltage shifter with degradation compensation | |
JP2013519182A5 (fr) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980143407.7 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09818478 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09818478 Country of ref document: EP Kind code of ref document: A2 |