WO2010005760A2 - Increasing yield in ofets by using a high-k dielectric layer in a dual dielectric layer - Google Patents

Increasing yield in ofets by using a high-k dielectric layer in a dual dielectric layer Download PDF

Info

Publication number
WO2010005760A2
WO2010005760A2 PCT/US2009/047810 US2009047810W WO2010005760A2 WO 2010005760 A2 WO2010005760 A2 WO 2010005760A2 US 2009047810 W US2009047810 W US 2009047810W WO 2010005760 A2 WO2010005760 A2 WO 2010005760A2
Authority
WO
WIPO (PCT)
Prior art keywords
dielectric layer
dielectric
ofet
layer
patterned
Prior art date
Application number
PCT/US2009/047810
Other languages
French (fr)
Other versions
WO2010005760A3 (en
Inventor
Klaus Dimmler
Original Assignee
Organicid, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Organicid, Inc. filed Critical Organicid, Inc.
Publication of WO2010005760A2 publication Critical patent/WO2010005760A2/en
Publication of WO2010005760A3 publication Critical patent/WO2010005760A3/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
    • H10K10/474—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising a multilayered structure
    • H10K10/476—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising a multilayered structure comprising at least one organic layer and at least one inorganic layer

Definitions

  • the present invention relates to Organic FETs ("OFETs”), and, more particularly, to the use of a second, high-K dielectric layer in addition to a first, low-K dielectric layer in an OFET structure to improve reliability and yield without adversely affecting performance.
  • OFETs Organic FETs
  • the performance of an OFET structure is generally improved when the capacitance between the gate and the channel increases. This can be achieved by making the dielectric layer between the gate and channel as thin as possible. However, as the dielectric layer is made thinner, there is an increased probability of shorting between the first conductor source/drain layer and the second conductor gate layer caused by an increased likelihood of pinholes in the thinner dielectric.
  • Such pinholes are particularly prevalent in polymer dielectric layers and will inadvertently permit shorting of a first layer conductor to a second layer conductor in the OFET.
  • the dielectric layer can be increased in thickness or deposited a second time in order to reduce incidences of these pinholes.
  • both of these approaches undesirably result in a thicker gate dielectric layer, significantly decreasing the performance of the transistor.
  • dielectric layer might alternatively be replaced with a high-K dielectric layer.
  • dielectric compatibility with the organic semiconductor is crucial in OFET devices. High-performing organic semiconductors tend to be compatible only with low-K dielectrics. What is desired, therefore, is an OFET-compatible fabrication method and corresponding OFET structure for reducing the probability of pinholes without significantly changing the capacitance between gate and channel.
  • FIGS. 1-6 are sequential cross-sectional diagrams of a top gate OFET structure having a dual dielectric layer according to the present invention
  • FIG. 7 is a cross-sectional diagram of a bottom gate/bottom contact OFET structure having a dual dielectric layer according to the present invention.
  • FIG. 8 is a cross-sectional diagram of a bottom gate/top contact structure having a dual dielectric layer according to the present invention.
  • an OFET fabrication method provides a solution to the pinhole problem discussed above by depositing a second layer on top of the original dielectric layer, wherein the second dielectric layer has a significantly higher dielectric constant than that of the original dielectric constant layer.
  • a dielectric layer with a high dielectric constant is referred to as a "high-K dielectric layer”.
  • the dual dielectric structure of the present invention can be thought of as a high-K dielectric capacitor in series with a !ow-K dielectric capacitor. In such a circuit configuration, the contribution of the high-K dielectric capacitor to the overall capacitance of the dual structure is minimal. Therefore, though the overall thickness of the dual dielectric structure is increased, the capacitance remains substantially unchanged.
  • High-K materials generally have high leakage, which make them unsuitable as a gate dielectric layer in an OFET structure.
  • the iow-K dielectric capacitance is in series with the high-K dielectric capacitance. Therefore, the overall leakage current is dominated by the original low-K dielectric layer. The high leakage current associated with the high-K materials will therefore not play a significant role in determining the total amount of leakage current.
  • High-K materials also tend to have a poor semiconductor/dielectric interface, producing poor OFET characteristics.
  • the semiconductor layer interfaces with the low-K dielectric layer. Therefore, the interface properties of the dual structure are the same as the state-of-the-art single-dielectric structure.
  • the dielectric layer pinholes in prior art OFET structures are addressed through the addition of a high-K dielectric layer to eliminate the effects of shorts in the dielectric iayer.
  • the original dielectric layer is maintained such that the semiconductor/dielectric interface remains unchanged.
  • the high-K dielectric layer contributes material to the gate dielectric to plug up pinholes in the original dielectric, but does not contribute significant capacitance due to the high dielectric constant of the additional dielectric layer. Thereby, the incidence of pinholes in the dielectric layer is reduced without significantly affecting the performance of the OFET transistor.
  • a top gate OFET having a dual dielectric layer includes a patterned first conductive layer on an insulating substrate forming source and drain contacts, a semiconductor layer in a channel region between the source and drain contacts, a first dielectric layer over the semiconductor layer in at least the channel region as well as any unconnected first level metal areas, a second dielectric layer over the first dielectric layer in at least the channel region as well as any unconnected first level metal areas, and a patterned second conductive layer on the second dielectric layer over the channel region, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer.
  • a bottom-gate/bottom-contact OFET structure having a dual dielectric layer includes a patterned first conductive layer on an insulating substrate, a first dielectric layer over the patterned first conductive layer, a second dielectric layer over the first dielectric layer, a patterned second conductive layer on the second dielectric layer forming source and drain contacts, and an organic semiconductor layer in a channel region between the source and drain contacts, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer,
  • a bottom-gate/bottom-contact OFET structure having a dual dielectric layer includes a patterned first conductive layer on an insulating substrate, a first dielectric layer over the patterned first conductive layer, a second dielectric layer over the first dielectric layer, an organic semiconductor layer over the second dielectric layer, and a patterned second conductive layer on organic semiconductor layer forming source and drain contacts, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer.
  • the insulating substrate includes
  • the first conductive layer includes conductive organic materials such as PEDOT and carbon black, or nano-particle solutions or pre-cursors of inorganic materials such as gold, silver, titanium, aluminum, or silicon.
  • the semiconductor layer includes an organic semiconductor such as polythiophene or solution-based pentacene, or a solution-based inorganic semiconductor in the form of a precursor solution or suspended nanoparticles such as silicon or gallium arsenide.
  • the first dielectric layer includes organic materials such as polyvinylphenol PVP and derivatives PNP-CPC and PVP-CL, poly(3,4- ethytenedioythiophene), PVA, or CYPEL.
  • the first dielectric layer has a dielectric constant less than four.
  • the second dielectric layer includes ferroelectric polymers, or silicon nitride or inorganic materials in the form of a precursor solution or suspended nanoparticles such as silicon dioxide, titanium dioxide, or aluminum oxide. Ideally, the second dielectric layer has a dielectric constant greater than four.
  • the second conductive layer includes nano- particle silver, a conductive polymer, flake-based silver inks, gold, zinc, or aluminum nanoparticles. The process sequence for a top gate OFET structure having a dual dielectric layer according to the present invention is shown in FIGS. 1-6.
  • the source and drain of the OFET is deposited.
  • a first conductor layer is deposited and patterned on insulating substrate 1 12 to form source 1 18 and drain 1 16.
  • the patterned conductor layer can be formed conductive organic materials such as PEDOT and carbon black, or nano-particle solutions or pre-cursors of inorganic materials such as gold, silver, titanium, aluminum, or silicon.
  • the semiconductor layer 1 14 is deposited in the channel region 124 between source 118 and drain 116, and overlaps at least in part source 1 18 and drain 116.
  • the semiconductor layer 114 is deposited and patterned such that at minimum the semiconductor exists between the source 1 18 and drain 1 16 in the channel region 124.
  • the semiconductor layer is formed by an organic semiconductor such as polythiophene or solution-based pentacene, or a solution-based inorganic semiconductor in the form of a precursor solution or suspended nanoparticles such as silicon or gallium arsenide.
  • a low-K dielectric layer 120 is deposited over the organic semiconductor layer 1 14.
  • the low-K dielectric layer 120 should cover the channel region 124 of the OFET (region between source 118 and drain 116), and must cover all areas on the first conductor layer (the layer used to form source 1 18 and drain 116) that are not to be connected to a subsequently formed second conductor layer.
  • Low-K dielectric layer 120 is formed by polyvinylphenol PVP and derivatives PNP-CPC and PVP-CL, poly(3,4- ethylenedioythiophene), PVA, or CYPEL.
  • pinhole 126 in the low-K dielectric layer 120 is shown.
  • Such pinholes as pinhole 126 could result from air in the ink during agitation, or perhaps because the ink was not properly outgassed before printing. Pinholes could also result due to an imperfection in the underlying layer causing wetting issues of the dielectric ink, leaving an opening. The pinhole could also occur during an anneal or drying process as the solvent is evaporating. Alternatively, such a pinhole 126 could result from particles in the ink or on the deposition surface. The pinhole 126 could go through only the dielectric layer 120 as shown in FIG. 4, and contact the semiconductor layer 1 14.
  • the pinhole 126 could line up with another pinhole in the semiconductor layer 114 (second pinhole not shown in FIG. 4), shorting the two metal layers (specifically, the source as shown in FlG. 4 to the second metal layer, not yet formed in FIG. 4) together.
  • the high-K dielectric 128 is deposited and patterned on the surface of the low-K dielectric layer 120.
  • the high-K dielectric layer 128 is used to plug any pinholes 126 that may exist in the underlying dielectric layer 120 and/or semiconductor layer 114.
  • the high-K dielectric layer 128 could be a ferroelectric polymer.
  • the high- K dielectric layer 128 is formed by ferroelectric polymers, or silicon nitride or inorganic materials in the form of a precursor solution or suspended nanoparticles such as silicon dioxide, titanium dioxide, or aluminum oxide.
  • a second metal layer 122 is deposited and patterned to form the gate conductor 122.
  • the gate conductor 122 ideally resides over the channel region 124 of the OFET (between the source 1 18 and drain 116).
  • the gate conductor may overlap the source and drain,
  • Figures 1 -6 complete the process flow of the dual high-K/low-K dielectric top gate process to form an OFET according to a first embodiment of the present invention.
  • the dual high-K/low-K dielectric layer structure can also be inserted into other OFET transistor structures according to the present invention.
  • the final result of these other structure options are illustrated in a cross-sectional diagram in FIGS. 7 and 8, although the individual process steps are not.
  • patterning of various layers can be achieved additively by depositing solution-based inks using print techniques such as inkjet, gravure, flexography, screen printing, letter press, or off-set lithography.
  • a subtractive step such as a photo-defined resist pattern, followed by an etch of the material or by dry removal techniques such as laser ablation.
  • OFET 700 includes an insulating substrate layer 702, a first patterned metal layer 704 forming the gate of the OFET, a low-K dielectric layer 706 covering the metal gate layer 704, a high-K dielectric layer 708 formed over the low-K dielectric layer 706, a second patterned metal layer forming the source 710 and drain 712 of the OFET, and an organic semiconductor layer 714 formed over the source 710 and drain 712.
  • a bottom gate/top contact OFET structure 800 with a high-K dielectric layer according to the present invention is shown.
  • OFET 800 includes an insulating substrate layer 802, a first patterned metal layer 804 forming the gate of the OFET, a low-K dielectric layer 806 covering the metal gate layer 804, a high-K dielectric layer 808 formed over the low-K dielectric layer 806, an organic semiconductor layer 814 formed over high-K dielectric layer 808, and a second patterned metal layer forming the source 810 and drain 812 of the OFET.

Abstract

Dielectric layer pinholes in OFET structures are addressed through the addition of a high-K dielectric layer to eliminate the effects of shorts in the dielectric layer. The original dielectric layer is maintained such that the semiconductor/dielectric interface remains unchanged. The high-K dielectric layer contributes material to the gate dielectric to plug up pinholes in the original dielectric, but does not contribute significant capacitance due to the high dielectric constant of the additional dielectric layer. The incidence of pinholes in the dielectric layer is reduced without significantly affecting the performance of the OFET transistor.

Description

INCREASING YIELD TN OFETS BY USING A HIGH-K DIELECTRIC LAYER
IN A DUAL DIELECTRIC LAYER FIELD OF THE INVENTION
The present invention relates to Organic FETs ("OFETs"), and, more particularly, to the use of a second, high-K dielectric layer in addition to a first, low-K dielectric layer in an OFET structure to improve reliability and yield without adversely affecting performance.
BACKGROUND OF THE INVENTION
The performance of an OFET structure is generally improved when the capacitance between the gate and the channel increases. This can be achieved by making the dielectric layer between the gate and channel as thin as possible. However, as the dielectric layer is made thinner, there is an increased probability of shorting between the first conductor source/drain layer and the second conductor gate layer caused by an increased likelihood of pinholes in the thinner dielectric.
Such pinholes are particularly prevalent in polymer dielectric layers and will inadvertently permit shorting of a first layer conductor to a second layer conductor in the OFET. In the prior art, the dielectric layer can be increased in thickness or deposited a second time in order to reduce incidences of these pinholes. However, both of these approaches undesirably result in a thicker gate dielectric layer, significantly decreasing the performance of the transistor. In the prior art, dielectric layer might alternatively be replaced with a high-K dielectric layer. When the dielectric constant of the dielectric layer is increased, a comparable gate capacitance is achieved with a thicker dielectric layer. However, dielectric compatibility with the organic semiconductor is crucial in OFET devices. High-performing organic semiconductors tend to be compatible only with low-K dielectrics. What is desired, therefore, is an OFET-compatible fabrication method and corresponding OFET structure for reducing the probability of pinholes without significantly changing the capacitance between gate and channel.
BRIEF DESCRIPTION OF THE DRAWINGS The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of preferred embodiments of the invention, which proceed with reference to the accompanying drawings, wherein:
FIGS. 1-6 are sequential cross-sectional diagrams of a top gate OFET structure having a dual dielectric layer according to the present invention;
FIG. 7 is a cross-sectional diagram of a bottom gate/bottom contact OFET structure having a dual dielectric layer according to the present invention; and
FIG. 8 is a cross-sectional diagram of a bottom gate/top contact structure having a dual dielectric layer according to the present invention.
DETAILED DESCRIPTION
According to the present invention, an OFET fabrication method provides a solution to the pinhole problem discussed above by depositing a second layer on top of the original dielectric layer, wherein the second dielectric layer has a significantly higher dielectric constant than that of the original dielectric constant layer. A dielectric layer with a high dielectric constant is referred to as a "high-K dielectric layer". Electrically, the dual dielectric structure of the present invention can be thought of as a high-K dielectric capacitor in series with a !ow-K dielectric capacitor. In such a circuit configuration, the contribution of the high-K dielectric capacitor to the overall capacitance of the dual structure is minimal. Therefore, though the overall thickness of the dual dielectric structure is increased, the capacitance remains substantially unchanged. Consequently, pinhole density and the probability of shorts is decreased while not adversely affecting the performance of the dual- gate dielectric device. High-K materials generally have high leakage, which make them unsuitable as a gate dielectric layer in an OFET structure. However, in the proposed structure according to the present invention, the iow-K dielectric capacitance is in series with the high-K dielectric capacitance. Therefore, the overall leakage current is dominated by the original low-K dielectric layer. The high leakage current associated with the high-K materials will therefore not play a significant role in determining the total amount of leakage current.
High-K materials also tend to have a poor semiconductor/dielectric interface, producing poor OFET characteristics. However, in the proposed structure according to the present invention, the semiconductor layer interfaces with the low-K dielectric layer. Therefore, the interface properties of the dual structure are the same as the state-of-the-art single-dielectric structure.
The dielectric layer pinholes in prior art OFET structures are addressed through the addition of a high-K dielectric layer to eliminate the effects of shorts in the dielectric iayer. In the claimed structure, the original dielectric layer is maintained such that the semiconductor/dielectric interface remains unchanged. The high-K dielectric layer contributes material to the gate dielectric to plug up pinholes in the original dielectric, but does not contribute significant capacitance due to the high dielectric constant of the additional dielectric layer. Thereby, the incidence of pinholes in the dielectric layer is reduced without significantly affecting the performance of the OFET transistor. In a first embodiment of the invention, a top gate OFET having a dual dielectric layer includes a patterned first conductive layer on an insulating substrate forming source and drain contacts, a semiconductor layer in a channel region between the source and drain contacts, a first dielectric layer over the semiconductor layer in at least the channel region as well as any unconnected first level metal areas, a second dielectric layer over the first dielectric layer in at least the channel region as well as any unconnected first level metal areas, and a patterned second conductive layer on the second dielectric layer over the channel region, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer. In a second embodiment of the invention, a bottom-gate/bottom-contact OFET structure having a dual dielectric layer includes a patterned first conductive layer on an insulating substrate, a first dielectric layer over the patterned first conductive layer, a second dielectric layer over the first dielectric layer, a patterned second conductive layer on the second dielectric layer forming source and drain contacts, and an organic semiconductor layer in a channel region between the source and drain contacts, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer,
In a third embodiment of the invention, a bottom-gate/bottom-contact OFET structure having a dual dielectric layer includes a patterned first conductive layer on an insulating substrate, a first dielectric layer over the patterned first conductive layer, a second dielectric layer over the first dielectric layer, an organic semiconductor layer over the second dielectric layer, and a patterned second conductive layer on organic semiconductor layer forming source and drain contacts, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer. In the embodiments of the present invention, the insulating substrate includes
PET, PEN, glass, or Kapton. The first conductive layer includes conductive organic materials such as PEDOT and carbon black, or nano-particle solutions or pre-cursors of inorganic materials such as gold, silver, titanium, aluminum, or silicon. The semiconductor layer includes an organic semiconductor such as polythiophene or solution-based pentacene, or a solution-based inorganic semiconductor in the form of a precursor solution or suspended nanoparticles such as silicon or gallium arsenide. The first dielectric layer includes organic materials such as polyvinylphenol PVP and derivatives PNP-CPC and PVP-CL, poly(3,4- ethytenedioythiophene), PVA, or CYPEL. Ideally, the first dielectric layer has a dielectric constant less than four. The second dielectric layer includes ferroelectric polymers, or silicon nitride or inorganic materials in the form of a precursor solution or suspended nanoparticles such as silicon dioxide, titanium dioxide, or aluminum oxide. Ideally, the second dielectric layer has a dielectric constant greater than four. The second conductive layer includes nano- particle silver, a conductive polymer, flake-based silver inks, gold, zinc, or aluminum nanoparticles. The process sequence for a top gate OFET structure having a dual dielectric layer according to the present invention is shown in FIGS. 1-6.
In FIG. 1 the source and drain of the OFET is deposited. A first conductor layer is deposited and patterned on insulating substrate 1 12 to form source 1 18 and drain 1 16. The patterned conductor layer can be formed conductive organic materials such as PEDOT and carbon black, or nano-particle solutions or pre-cursors of inorganic materials such as gold, silver, titanium, aluminum, or silicon.
In FlG. 2, the semiconductor layer 1 14 is deposited in the channel region 124 between source 118 and drain 116, and overlaps at least in part source 1 18 and drain 116. The semiconductor layer 114 is deposited and patterned such that at minimum the semiconductor exists between the source 1 18 and drain 1 16 in the channel region 124. The semiconductor layer is formed by an organic semiconductor such as polythiophene or solution-based pentacene, or a solution-based inorganic semiconductor in the form of a precursor solution or suspended nanoparticles such as silicon or gallium arsenide. In FIG. 3, a low-K dielectric layer 120 is deposited over the organic semiconductor layer 1 14. At a minimum, the low-K dielectric layer 120 should cover the channel region 124 of the OFET (region between source 118 and drain 116), and must cover all areas on the first conductor layer (the layer used to form source 1 18 and drain 116) that are not to be connected to a subsequently formed second conductor layer. Low-K dielectric layer 120 is formed by polyvinylphenol PVP and derivatives PNP-CPC and PVP-CL, poly(3,4- ethylenedioythiophene), PVA, or CYPEL.
In FIG. 4, a pinhole 126 in the low-K dielectric layer 120 is shown. Such pinholes as pinhole 126 could result from air in the ink during agitation, or perhaps because the ink was not properly outgassed before printing. Pinholes could also result due to an imperfection in the underlying layer causing wetting issues of the dielectric ink, leaving an opening. The pinhole could also occur during an anneal or drying process as the solvent is evaporating. Alternatively, such a pinhole 126 could result from particles in the ink or on the deposition surface. The pinhole 126 could go through only the dielectric layer 120 as shown in FIG. 4, and contact the semiconductor layer 1 14. Alternatively, the pinhole 126 could line up with another pinhole in the semiconductor layer 114 (second pinhole not shown in FIG. 4), shorting the two metal layers (specifically, the source as shown in FlG. 4 to the second metal layer, not yet formed in FIG. 4) together.
In FIG. 5, the high-K dielectric 128 is deposited and patterned on the surface of the low-K dielectric layer 120. The high-K dielectric layer 128 is used to plug any pinholes 126 that may exist in the underlying dielectric layer 120 and/or semiconductor layer 114. As previously noted, the high-K dielectric layer 128 could be a ferroelectric polymer. The high- K dielectric layer 128 is formed by ferroelectric polymers, or silicon nitride or inorganic materials in the form of a precursor solution or suspended nanoparticles such as silicon dioxide, titanium dioxide, or aluminum oxide.
In FIG. 6, a second metal layer 122 is deposited and patterned to form the gate conductor 122. The gate conductor 122 ideally resides over the channel region 124 of the OFET (between the source 1 18 and drain 116). The gate conductor may overlap the source and drain, Figures 1 -6 complete the process flow of the dual high-K/low-K dielectric top gate process to form an OFET according to a first embodiment of the present invention. The dual high-K/low-K dielectric layer structure can also be inserted into other OFET transistor structures according to the present invention. The final result of these other structure options are illustrated in a cross-sectional diagram in FIGS. 7 and 8, although the individual process steps are not. The materials and methods described above and shown in FIGS. 1-6 for forming the individual layers can be reused for the OFETs shown in FIGS, 7 and 8. With respect to FIGS. 1-8, patterning of various layers can be achieved additively by depositing solution-based inks using print techniques such as inkjet, gravure, flexography, screen printing, letter press, or off-set lithography. Alternatively, an unpatterned solid layer can be deposited followed by a subtractive step such as a photo-defined resist pattern, followed by an etch of the material or by dry removal techniques such as laser ablation.
In FlG. 7, a bottom gate/bottom contact OFET structure 700 with a high-K dielectric layer according to the present invention is shown. OFET 700 includes an insulating substrate layer 702, a first patterned metal layer 704 forming the gate of the OFET, a low-K dielectric layer 706 covering the metal gate layer 704, a high-K dielectric layer 708 formed over the low-K dielectric layer 706, a second patterned metal layer forming the source 710 and drain 712 of the OFET, and an organic semiconductor layer 714 formed over the source 710 and drain 712. In FJG. 8, a bottom gate/top contact OFET structure 800 with a high-K dielectric layer according to the present invention is shown. OFET 800 includes an insulating substrate layer 802, a first patterned metal layer 804 forming the gate of the OFET, a low-K dielectric layer 806 covering the metal gate layer 804, a high-K dielectric layer 808 formed over the low-K dielectric layer 806, an organic semiconductor layer 814 formed over high-K dielectric layer 808, and a second patterned metal layer forming the source 810 and drain 812 of the OFET.
Having described and illustrated the principle of the invention in a preferred embodiment thereof, it is appreciated by those having skill in the art that the invention can be modified in arrangement and detail without departing from such principles. Although a preferred method and circuit has been shown, the exact details of the preferred method and circuit can be changed as desired as required for a particular application. We therefore claim all modifications and variations coming within the spirit and scope of the following claims.

Claims

We Claim:
] . A method of fabricating an OFET having a dual dielectric layer comprising: providing a patterned first conductive layer on an insulating substrate to form source and drain contacts; providing a semiconductor layer such that, at a minimum, the semiconductor layer exists in a channel region between the source and drain contacts; providing a first dielectric layer over the semiconductor layer in at least the channel region as well as any unconnected first level metal areas; providing a second dielectric layer over the first dielectric layer in at least the channel region as well as any unconnected first level metal areas; and providing a patterned second conductive layer on the second dielectric layer over the channel region, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer.
2. The method of claim 1 wherein the insulating substrate comprises:
PET, PEN, glass, or Kapton.
3. The method of claim 1 wherein the first conductive layer comprises conductive organic materials such as PEDOT and carbon black, or nano-particle solutions or pre-cursors of inorganic materials such as gold, silver, titanium, aluminum, or silicon.
4, The method of claim 1 wherein the semiconductor layer comprises an organic semiconductor such as polythiophene or solution-based pentacene, or a solution-based inorganic semiconductor in the form of a precursor solution or suspended nanoparticles such as silicon or gallium arsenide.
5. The method of claim 1 wherein the first dielectric layer comprises organic materials such as polyvinylphenol PVP and derivatives PNP-CPC and PVP-CL, poly(3,4- ethylenedioythiophene), PVA, or CYPEL.
6. The method of claim 1 wherein the first dielectric layer comprises a dielectric constant less than four.
7. The method of claim 1 wherein the second dielectric layer comprises ferroelectric polymers, or silicon nitride or inorganic materials in the form of a precursor solution or suspended nanoparticles such as silicon dioxide, titanium dioxide, or aluminum oxide.
8. The method of claim 1 wherein the second dielectric layer comprises a dielectric constant greater than four,
9. The method of claim 1 wherein the second conductive layer comprises nano-particle silver, a conductive polymer, flake-based silver inks, gold, zinc, or aluminum nanoparticles.
10. An OFET having a dual dielectric layer comprising: a patterned first conductive layer on an insulating substrate forming source and drain contacts; a semiconductor layer in a channel region between the source and drain contacts; a first dielectric layer over the semiconductor layer in at least the channel region as well as any unconnected first level metal areas; a second dielectric layer over the first dielectric layer in at least the channel region as well as any unconnected first level metal areas; and a patterned second conductive layer on the second dielectric layer over the channel region, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer.
11. The OFET of claim 10 wherein the insulating substrate comprises PET, PEN, glass, or Kapton.
12. The OFET of claim 10 wherein the first conductive layer comprises conductive organic materials such as PEDOT and carbon black, or nano-particle solutions or pre-cursors of inorganic materials such as gold, silver, titanium, aluminum, or silicon.
13. The OFET of claim 10 wherein the semiconductor layer comprises an organic semiconductor such as polythiophene or solution-based pentacene, or a solution-based inorganic semiconductor in the form of a precursor solution or suspended nanoparticles such as silicon or gallium arsenide.
14. The OFET of claim 10 wherein the first dielectric layer comprises organic materials such as polyvinylphenol PVP and derivatives PNP-CPC and PVP-CL, poly(3,4-ethylenedϊoythiophene), PVA, or CYPEL.
15. The OFET of claim 10 wherein the first dielectric layer comprises a dielectric constant less than four.
16. The OFET of claim 10 wherein the second dielectric layer comprises ferroelectric polymers, or silicon nitride or inorganic materials in the form of a precursor solution or suspended nanoparticles such as silicon dioxide, titanium dioxide, or aluminum oxide.
17. The OFET of claim 10 wherein the second dielectric layer comprises a dielectric constant greater than four.
18. The OFET of claim 10 wherein the second conductive layer comprises nano-particle silver, a conductive polymer, flake-based silver inks, gold, zinc, or aluminum nanoparticles.
19. A bottom-gate/bottom-contact OFET structure having a dual dielectric layer comprising: a patterned first conductive layer on an insulating substrate; a first dielectric layer over the patterned first conductive layer; a second dielectric layer over the first dielectric layer; a patterned second conductive layer on the second dielectric layer forming source and drain contacts; and an organic semiconductor layer in a channel region between the source and drain contacts, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer.
20. A bottom-gate/bottom-contact OFET structure having a dual dielectric layer comprising: a patterned first conductive layer on an insulating substrate; a first dielectric layer over the patterned first conductive layer; a second dielectric layer over the first dielectric layer; an organic semiconductor layer over the second dielectric layer; and a patterned second conductive layer on an organic semiconductor layer forming source and drain contacts, wherein the second dielectric layer has a dielectric constant higher than that of the first dielectric layer.
PCT/US2009/047810 2008-07-11 2009-06-18 Increasing yield in ofets by using a high-k dielectric layer in a dual dielectric layer WO2010005760A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/172,025 US7855097B2 (en) 2008-07-11 2008-07-11 Method of increasing yield in OFETs by using a high-K dielectric layer in a dual dielectric layer
US12/172.025 2008-07-11

Publications (2)

Publication Number Publication Date
WO2010005760A2 true WO2010005760A2 (en) 2010-01-14
WO2010005760A3 WO2010005760A3 (en) 2010-04-15

Family

ID=41504318

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/047810 WO2010005760A2 (en) 2008-07-11 2009-06-18 Increasing yield in ofets by using a high-k dielectric layer in a dual dielectric layer

Country Status (2)

Country Link
US (1) US7855097B2 (en)
WO (1) WO2010005760A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108269917A (en) * 2016-12-30 2018-07-10 深圳先进技术研究院 A kind of organic effect device and preparation method thereof
CN108539018A (en) * 2018-01-24 2018-09-14 重庆大学 A kind of OFET pipes driving and preparation method thereof based on pervasive insulating layer

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4730623B2 (en) * 2008-07-24 2011-07-20 ソニー株式会社 THIN FILM TRANSISTOR, METHOD FOR PRODUCING THIN FILM TRANSISTOR, AND ELECTRONIC DEVICE
US7821068B2 (en) * 2008-08-18 2010-10-26 Xerox Corporation Device and process involving pinhole undercut area
US8624330B2 (en) 2008-11-26 2014-01-07 Palo Alto Research Center Incorporated Thin film transistors and high fill factor pixel circuits and methods for forming same
US8253174B2 (en) * 2008-11-26 2012-08-28 Palo Alto Research Center Incorporated Electronic circuit structure and method for forming same
US8274084B2 (en) * 2008-11-26 2012-09-25 Palo Alto Research Center Incorporated Method and structure for establishing contacts in thin film transistor devices
US8154080B2 (en) * 2008-12-05 2012-04-10 Xerox Corporation Dielectric structure having lower-k and higher-k materials
US8653510B2 (en) * 2009-12-18 2014-02-18 Sri International Enhanced E-field sensing using negative capacitance FET subthreshold slope enhancement
KR20130061678A (en) 2010-04-16 2013-06-11 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Power source circuit
KR101889748B1 (en) * 2011-01-10 2018-08-21 삼성디스플레이 주식회사 Organic light emitting display and method for manufacturing thereof
JP2014116564A (en) * 2012-12-12 2014-06-26 Tohoku Univ Organic semiconductor element and cmis semiconductor device with the same
KR102089347B1 (en) * 2013-10-08 2020-03-16 경북대학교 산학협력단 Non-volatile memory device and manufacturing method of the same
WO2016175095A1 (en) * 2015-04-30 2016-11-03 住友金属鉱山株式会社 Conductive substrate and liquid crystal touch panel
WO2019066825A1 (en) * 2017-09-27 2019-04-04 Intel Corporation Passivation layer for germanium substrate
US10388895B2 (en) * 2017-11-07 2019-08-20 Shenzhen China Star Optoelectonics Semiconductor Display Technology Co., Ltd. Organic thin film transistor with charge injection layer and manufacturing method thereof
WO2021102711A1 (en) * 2019-11-27 2021-06-03 重庆康佳光电技术研究院有限公司 Thin-film transistor and preparation method therefor, and thin-film transistor array
GB2590427A (en) * 2019-12-17 2021-06-30 Flexanable Ltd Semiconductor devices
US20220045274A1 (en) * 2020-08-06 2022-02-10 Facebook Technologies Llc Ofets having organic semiconductor layer with high carrier mobility and in situ isolation
TWI753662B (en) * 2020-11-19 2022-01-21 國立成功大學 Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060086936A1 (en) * 2004-10-22 2006-04-27 Randy Hoffman Method of forming a transistor having a dual layer dielectric
US20070018163A1 (en) * 2004-03-12 2007-01-25 Chiang Hai Q Semiconductor device
US20080001151A1 (en) * 2006-06-30 2008-01-03 Woong Gi Jun Display device, method for fabricating thin film transistor and method for fabricating thin film transistor array substrate using the said method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101086159B1 (en) * 2005-01-07 2011-11-25 삼성전자주식회사 Organic Thin Film Transistor comprising Fluorine-based polymer thin film
US7601567B2 (en) * 2005-12-13 2009-10-13 Samsung Mobile Display Co., Ltd. Method of preparing organic thin film transistor, organic thin film transistor, and organic light-emitting display device including the organic thin film transistor
TW200737520A (en) * 2006-03-17 2007-10-01 Univ Nat Chiao Tung Gate dielectric structure and an organic thin film transistor based thereon

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070018163A1 (en) * 2004-03-12 2007-01-25 Chiang Hai Q Semiconductor device
US20060086936A1 (en) * 2004-10-22 2006-04-27 Randy Hoffman Method of forming a transistor having a dual layer dielectric
US20080001151A1 (en) * 2006-06-30 2008-01-03 Woong Gi Jun Display device, method for fabricating thin film transistor and method for fabricating thin film transistor array substrate using the said method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108269917A (en) * 2016-12-30 2018-07-10 深圳先进技术研究院 A kind of organic effect device and preparation method thereof
CN108539018A (en) * 2018-01-24 2018-09-14 重庆大学 A kind of OFET pipes driving and preparation method thereof based on pervasive insulating layer

Also Published As

Publication number Publication date
US20100006826A1 (en) 2010-01-14
WO2010005760A3 (en) 2010-04-15
US7855097B2 (en) 2010-12-21

Similar Documents

Publication Publication Date Title
US7855097B2 (en) Method of increasing yield in OFETs by using a high-K dielectric layer in a dual dielectric layer
TWI374545B (en) Manufacturing method of thin film transistor and thin film transistor, and display
US8481993B2 (en) Semiconductor composite film, method for forming semiconductor composite film, thin film transistor, method for manufacturing thin film transistor, and electronic apparatus
JP5833439B2 (en) Field effect transistor, manufacturing method thereof, and electronic device using the same
US8623695B2 (en) Method for producing semiconductor device
KR20090113274A (en) Thin film semiconductor device fabrication method and thin film semiconductor device
US8896071B2 (en) Reducing defects in electronic switching devices
KR101203970B1 (en) Organic field effect transistor
CA2514133C (en) Reverse printing
US7632705B2 (en) Method of high precision printing for manufacturing organic thin film transistor
US9023683B2 (en) Organic semiconductor transistor with epoxy-based organic resin planarization layer
JP2007073856A (en) Formation method of conductive pattern, manufacturing method of semiconductor device, and manufacturing method of organic electroluminescent element
JP2009239033A (en) Method of manufacturing organic thin-film transistor and/or organic thin-film transistor array, organic thin-film transistor, and organic thin-film transistor array
CA2675083C (en) Device and process involving pinhole undercut area
US20110260249A1 (en) Organic transistor and method for manufacturing the same
US8001491B2 (en) Organic thin film transistor and method of fabricating the same
US7718466B2 (en) Performance improvements of OFETs through use of field oxide to control ink flow
WO2009098477A1 (en) Method of fabricating top gate organic semiconductor transistors
Sporea et al. Micron-scale inkjet-assisted digital lithography for large-area flexible electronics
JP2007150031A (en) Thin-film transistor, and method of manufacturing same
KR101286526B1 (en) Thin film transistor and manufacturing method thereof
JP2015065317A (en) Thin-film transistor
TW201528348A (en) Thin film transistor array and image display device
JP2020088096A (en) Thin film transistor and image display device
KR20090073717A (en) Organic thin film transistor having substrate planarizing layer and fabrication method thereof

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09794952

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 09794952

Country of ref document: EP

Kind code of ref document: A2