TWI753662B - Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method - Google Patents

Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method Download PDF

Info

Publication number
TWI753662B
TWI753662B TW109140582A TW109140582A TWI753662B TW I753662 B TWI753662 B TW I753662B TW 109140582 A TW109140582 A TW 109140582A TW 109140582 A TW109140582 A TW 109140582A TW I753662 B TWI753662 B TW I753662B
Authority
TW
Taiwan
Prior art keywords
thin film
film transistor
organic
gate
self
Prior art date
Application number
TW109140582A
Other languages
Chinese (zh)
Other versions
TW202221953A (en
Inventor
鄭弘隆
林博仁
王右武
周維揚
Original Assignee
國立成功大學
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 國立成功大學 filed Critical 國立成功大學
Priority to TW109140582A priority Critical patent/TWI753662B/en
Application granted granted Critical
Publication of TWI753662B publication Critical patent/TWI753662B/en
Publication of TW202221953A publication Critical patent/TW202221953A/en

Links

Images

Landscapes

  • Thin Film Transistor (AREA)

Abstract

一種自含多重邏輯閘功能之有機薄膜電晶體及其製造方法,係於上、下雙邊閘極介電層導入具不對稱結構的電荷調變層,製作出雙閘極的有機薄膜電晶體,可使元件具有優良的臨界電壓調變能力,而且具自含多重邏輯閘的功能,具備多功能的應用潛力。本發明的實施案例係以有機高分子半導體與絕緣層材料製作混摻主動層,電荷調變層則為具極性官能基的有機高分子材料,當元件操作時,這些具有極性的官能基可產生內部極化場,達成元件上下通道內的電荷調制功能,使依據本發明所製作的有機雙閘極薄膜電晶體具有獨特的電性行為與上述多重功效,如臨界電壓調變因子可高達1.3(理論值小於0.4),再者,可實現一顆電晶體即同時具有AND與OR等邏輯閘功能。對於商業需求,可達到降低成本,且簡單製造之特點。A self-contained organic thin film transistor with multiple logic gate functions and a method for manufacturing the same, wherein a charge modulation layer with an asymmetric structure is introduced into upper and lower bilateral gate dielectric layers to produce a double gate organic thin film transistor, The device has excellent threshold voltage modulation capability, and has the function of self-contained multiple logic gates, and has multi-functional application potential. In the embodiment of the present invention, the mixed active layer is made of organic polymer semiconductor and insulating layer materials, and the charge modulation layer is an organic polymer material with polar functional groups. When the device is operated, these polar functional groups can generate The internal polarization field achieves the function of charge modulation in the upper and lower channels of the element, so that the organic double-gate thin film transistor produced according to the present invention has unique electrical behavior and the above multiple functions, such as the threshold voltage modulation factor can be as high as 1.3 (theoretical The value is less than 0.4), and furthermore, a transistor can be realized with logic gate functions such as AND and OR at the same time. For commercial needs, it can achieve the characteristics of low cost and simple manufacturing.

Description

自含多重邏輯閘功能之有機薄膜電晶體及其製造方法Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method

本發明係有關於一種自含多重邏輯閘功能之有機薄膜電晶體 及其製造方法,尤指涉及一種具有非對稱結構型的電荷調變層,特別係指使製作之元件具備更佳的電性能、更強的臨界電壓(V th)控制能力、與自帶多重邏輯閘功能者。 The present invention relates to a self-contained organic thin film transistor with multiple logic gate functions and a method for manufacturing the same, in particular to a charge modulation layer with an asymmetric structure, especially to enable the fabricated element to have better electrical properties, Stronger threshold voltage (V th ) control capability, and those with multiple logic gate functions.

電晶體不僅是電子電路的基本元件,而且具有廣泛的應用範圍 圍。按,目前有機薄膜電晶體(organic thin film transistor, OTFT)技術包括有傳統有機薄膜電晶體、傳統雙閘極有機薄膜電晶體(double-gate OTFT, DG-OTFT)、以及使用多成分主動層之雙閘極薄膜電晶體,其說明如下: Transistors are not only the basic components of electronic circuits, but also have a wide range of applications around. According to press, the current organic thin film transistor (OTFT) technologies include traditional organic thin film transistors, traditional double-gate organic thin film transistors (DG-OTFT), and the use of multi-component active layers. Double-gate thin-film transistors, which are described as follows:

傳統有機薄膜電晶體:僅具有單一閘極,不具備臨界電壓 (threshold voltage)調整功能,亦無法實現自含邏輯閘(logic gates)功能。 Traditional organic thin film transistors: only have a single gate, no threshold voltage (threshold voltage) adjustment function, and can not achieve self-contained logic gates (logic gates) function.

傳統有機雙閘極薄膜電晶體:於基板21上方使用單一有機/ 高分子半導體材料當主動層24,搭配上、下兩個介電層23、25,製作具備頂部與底部兩個閘極22、26之有機雙閘極薄膜電晶體200,如第5圖所示。此元件之電特性係藉由習知頂與底各自電容值來調控,由於不具備本發明中的不對稱電荷調變層,其效果一般,且不具備自含多重邏輯閘功能。因而,此現有技術問題及其缺陷在於,一般傳統有機雙閘極薄膜電晶體呈現較差電流調控能力,弱臨界電壓控制能力與低開關電流比。 Conventional organic double-gate thin film transistor: using a single organic/ The polymer semiconductor material is used as the active layer 24, and the upper and lower dielectric layers 23, 25 are combined to produce an organic double-gate thin film transistor 200 with top and bottom gates 22, 26, as shown in FIG. 5 . The electrical characteristics of the device are controlled by the respective capacitance values of the conventional top and bottom. Since it does not have the asymmetric charge modulation layer in the present invention, its effect is general, and it does not have the function of self-contained multiple logic gates. Therefore, the problem of the prior art and its defects are that the conventional organic double-gate thin film transistor generally exhibits poor current control capability, weak threshold voltage control capability and low switching current ratio.

使用多成分主動層之雙閘極薄膜電晶體:利用多成分主動層來 製作雙閘極薄膜電晶體。藉由多成分主動層的特性來優化元件之電特性,增強 元件之臨界電壓操控能力。但也不具備本發明中的不對稱電荷調變層,亦不具備自含多重邏輯閘功能。因而,此現有技術問題及其缺陷在於,一般傳統雙閘極薄膜電晶體於電路中,僅作為臨界電壓調整功能用,未帶自含邏輯閘功能,功能較單一化,無具備多種功能操作之能力,應用較受限。 Dual-Gate Thin Film Transistors Using Multicomponent Active Layers: Using Multicomponent Active Layers to Fabrication of dual-gate thin-film transistors. The electrical characteristics of the device are optimized by the characteristics of the multi-component active layer, enhancing the The critical voltage control capability of the component. However, it does not have the asymmetric charge modulation layer in the present invention, nor does it have the function of self-contained multiple logic gates. Therefore, the problem of the prior art and its defects are that the conventional double-gate thin film transistor is only used for the threshold voltage adjustment function in the circuit, without the self-contained logic gate function, the function is relatively simple, and there is no multi-functional operation. capacity, the application is more limited.

鑑於傳統雙閘極元件並不具備非對稱結構的電荷調變層,無法 達到有效控制元件通道層載子濃度分佈之效果;並且,傳統雙閘極電晶體元件通常只具備單一邏輯閘操作能力或甚至無此邏輯閘功能存在。故,一般習用者係無法符合使用者於實際使用時提升有機雙閘極薄膜電晶體的電性能,並讓元件具備多重邏輯閘功能之所需。 In view of the fact that the traditional double-gate device does not have a charge modulation layer with an asymmetric structure, it is impossible to The effect of effectively controlling the carrier concentration distribution in the channel layer of the device is achieved; and, the conventional dual-gate transistor device usually only has a single logic gate operation capability or even no such logic gate function exists. Therefore, the conventional ones cannot meet the needs of users to improve the electrical performance of the organic double-gate thin film transistor and make the device have multiple logic gate functions in actual use.

本發明之主要目的係在於,克服習知技藝所遭遇之上述問題並 提供一種除了提升有機雙閘極薄膜電晶體之電性能,如電流控制、驅動與切換等能力,並且讓元件具備多重邏輯閘功能,能解決元件較差電流操控能力,增強臨界電壓位置調整能力與增加開關電流比,主要可使元件之電流大幅提升,優化調控臨界電壓的位置以及電流開關比,更重要的是,可使單一雙閘極元件附有多種的邏輯閘功能之自含多重邏輯閘功能之有機薄膜電晶體及其製造方法。 The main purpose of the present invention is to overcome the above-mentioned problems encountered in the prior art and In addition to improving the electrical properties of organic double-gate thin film transistors, such as current control, driving and switching capabilities, and enabling the device to have multiple logic gate functions, it can solve the poor current control capability of the device, enhance the ability to adjust the threshold voltage position and increase The switching current ratio can mainly increase the current of the device, optimize the position of the threshold voltage and the current switching ratio, and more importantly, can make a single dual-gate device with multiple logic gate functions. Self-contained multiple logic gates Functional organic thin film transistor and method of making the same.

本發明之另一目的係在於,提供一種可應用於各種製作雙閘極 式積體電路,具製程簡單、低溫、低成本、且製程快速等特點之自含多重邏輯閘功能之有機薄膜電晶體及其製造方法。 Another object of the present invention is to provide a kind of double gate that can be applied to various fabrications. A type integrated circuit, a self-contained organic thin film transistor with multiple logic gate functions, and a manufacturing method thereof with the characteristics of simple manufacturing process, low temperature, low cost, and rapid manufacturing process.

為達以上之目的,本發明係一種自含多重邏輯閘功能之有機薄 膜電晶體,係包括:一基板;一底部閘極層,設置在該基板上;一底部閘極介電層,設置在該基板與該底部閘極層上;一主動層,設置在該底部閘極介電層上,係含半導體材料之薄膜;一頂部閘極介電層,設置在該主動層上;一頂部閘極層,設置在該頂部閘極介電層上;以及至少一電荷調變層,設置在該主動層之上方及下方之至少一者,係具有極性官能基,與具備順電性、鐵電性、或固態電解質之有機高分子材料。 In order to achieve the above purpose, the present invention is a self-contained organic thin circuit with multiple logic gate functions. The film transistor includes: a substrate; a bottom gate layer arranged on the substrate; a bottom gate dielectric layer arranged on the substrate and the bottom gate layer; an active layer arranged on the bottom The gate dielectric layer is a thin film containing semiconductor materials; a top gate dielectric layer is disposed on the active layer; a top gate layer is disposed on the top gate dielectric layer; and at least one charge The modulation layer, disposed at least one above and below the active layer, has polar functional groups and is an organic polymer material with paraelectricity, ferroelectricity, or solid electrolyte.

於本發明上述實施例中,該基板可選自玻璃、矽基板、或軟性 基板。 In the above embodiments of the present invention, the substrate can be selected from glass, silicon substrate, or flexible substrate.

於本發明上述實施例中,該底部閘極介電層係完整覆蓋該底部 閘極層。 In the above embodiments of the present invention, the bottom gate dielectric layer completely covers the bottom gate layer.

於本發明上述實施例中,包括兩層非對稱結構型的電荷調變層 分別設置在該主動層之上方及下方。 In the above-mentioned embodiments of the present invention, two charge modulation layers of asymmetric structure are included are respectively arranged above and below the active layer.

於本發明上述實施例中,該兩層非對稱結構型的電荷調變層係 以不同介電材料製成平坦型、具特殊柱狀或孔洞結構型之彼此不同結構的薄膜者。 In the above-mentioned embodiment of the present invention, the two-layer asymmetric structure type charge modulation layer is Films with different structures of flat type, special columnar or hole structure type are made of different dielectric materials.

於本發明上述實施例中,該層或兩層電荷調變層可選自聚偏二 氟乙烯、聚合物偏氟乙烯三氟乙烯共聚物、聚甲基丙烯酸甲酯、或聚(4-乙烯基苯酚)之有機高分子材料。 In the above-mentioned embodiments of the present invention, the layer or two charge modulation layers can be selected from polypolarized Organic polymer materials of vinyl fluoride, polymer vinylidene fluoride trifluoroethylene copolymer, polymethyl methacrylate, or poly(4-vinylphenol).

於本發明上述實施例中,該主動層可選自有機半導體、無機半 導體、多成份混摻有機半導體、有機無機混合型半導體、或以半導體與絕緣材料混摻物者。 In the above embodiments of the present invention, the active layer can be selected from organic semiconductors, inorganic semi- Conductors, multi-component mixed organic semiconductors, organic-inorganic mixed semiconductors, or those mixed with semiconductors and insulating materials.

於本發明上述實施例中,該主動層可選自聚(3-己基噻吩)之有 機高分子半導體材料,亦或選自聚甲基丙烯酸甲酯、或聚苯乙烯之有機絕緣材料。 In the above embodiments of the present invention, the active layer can be selected from poly(3-hexylthiophene) Organic polymer semiconductor materials, or organic insulating materials selected from polymethyl methacrylate or polystyrene.

於本發明上述實施例中,該底部與頂部閘極層為金屬導體、金 屬氧化物導體、或導電高分子材料。 In the above embodiments of the present invention, the bottom and top gate layers are metal conductors, gold It is an oxide conductor, or a conductive polymer material.

於本發明上述實施例中,該金屬氧化物導體可選自氧化銦錫, 而該導電高分子材料可選自聚(3,4-乙烯基二氧噻吩)。 In the above embodiments of the present invention, the metal oxide conductor can be selected from indium tin oxide, And the conductive polymer material can be selected from poly(3,4-ethylenedioxythiophene).

於本發明上述實施例中,該底部與頂部閘極介電層為有機聚合 物、或無機氧化物之介電材料。 In the above embodiments of the present invention, the bottom and top gate dielectric layers are organic polymers materials, or dielectric materials of inorganic oxides.

於本發明上述實施例中,該無機氧化物可選自二氧化矽、氧化 鋁、或二氧化鈦,而該有機聚合物可選自聚甲基丙烯酸甲酯、聚偏二氟乙烯、聚合物偏氟乙烯三氟乙烯共聚物、聚苯乙烯、或聚(4-乙烯基苯酚)。 In the above embodiments of the present invention, the inorganic oxide can be selected from silicon dioxide, oxide Aluminum, or titanium dioxide, and the organic polymer can be selected from polymethyl methacrylate, polyvinylidene fluoride, polymer vinylidene fluoride trifluoroethylene copolymer, polystyrene, or poly(4-vinylphenol) .

本發明更係一種自含多重邏輯閘功能之有機薄膜電晶體製造 方法,當以上述元件進行操作時,可誘發該些電荷調變層中產生內部極化場,協助調整上方與下方該主動層通道內的電荷,並透過上方與下方該些不同電荷調變層的薄膜具不對稱結構的特性,增強對元件上下通道內的電荷密度進行調控,達到通道內電荷增強或空乏的效果,令製作之元件具有使臨界電壓(V th)調變因子高達1.3(理論值小於0.4)的臨界電壓調變能力,並可實現一顆電晶體即同時具有AND與OR之自含多重邏輯閘功能。 The present invention further relates to a method for fabricating an organic thin film transistor with multiple logic gate functions. When the device is operated with the above-mentioned device, an internal polarization field can be induced in the charge modulation layers to help adjust the active layer above and below. The charge in the channel is enhanced by the asymmetric structure of the films of the different charge modulation layers above and below, which enhances the regulation of the charge density in the upper and lower channels of the device, so as to achieve the effect of charge enhancement or depletion in the channel. The device has the threshold voltage modulation capability of making the threshold voltage (V th ) modulation factor as high as 1.3 (theoretical value is less than 0.4), and can realize the self-contained multiple logic gate function of AND and OR simultaneously in one transistor.

請參閱『第1圖~第4圖』所示,係分別為本發明具備非對稱 結構型電荷調變層之有機雙閘極薄膜電晶體結構示意圖、本發明電荷調變層之不同結構型示意圖、本發明有機雙閘極薄膜電晶體之臨界電壓位置的操控能力示意圖、以及本發明有機雙閘極薄膜電晶體具備兩種不同邏輯閘功能操作示意圖。如圖所示:本發明係一種自含多重邏輯閘功能之有機薄膜電晶體及其製造方法,所提出的有機雙閘極薄膜電晶體元件100結構,包括一基板11;一底部閘極12,設置在該基板11上;一底部閘極介電層13,設置在該基板11上並完整覆蓋該底部閘極12;一主動層14,設置在該底部閘極介電層13上;一頂部閘極介電層15,設置在該主動層14上;一頂部閘極16,設置在該頂部閘極介電層15上;以及至少一電荷調變層17或18,設置在該主動層14之上方及下方之至少一者。 Please refer to "Fig. 1 to Fig. 4", which are respectively shown in the present invention with asymmetric Schematic diagram of the structure of the organic double-gate thin film transistor of the structured charge modulation layer, schematic diagrams of different structural types of the charge modulation layer of the present invention, schematic diagram of the control capability of the threshold voltage position of the organic double gate thin film transistor of the present invention, and the present invention Schematic diagram of the operation of an organic double-gate thin film transistor with two different logic gate functions. As shown in the figure: the present invention is a self-contained organic thin film transistor with multiple logic gate functions and a manufacturing method thereof. The proposed organic double gate thin film transistor 100 structure includes a substrate 11; a bottom gate 12, Disposed on the substrate 11; a bottom gate dielectric layer 13 disposed on the substrate 11 and completely covering the bottom gate 12; an active layer 14 disposed on the bottom gate dielectric layer 13; a top A gate dielectric layer 15 disposed on the active layer 14; a top gate 16 disposed on the top gate dielectric layer 15; and at least one charge modulation layer 17 or 18 disposed on the active layer 14 at least one of above and below.

本發明所提有機雙閘極薄膜電晶體元件100之實施方式如 下: 實施方式一:須具備鑲嵌於元件中的上方與(或)下方電荷調變層17與(或)18,其可各自獨立存在如上方或下方,或兩層皆可同時存在於元件中皆會有效。並且,所提電荷調變層17、18之材料需具備極性官能基,與順電性或鐵電性等特性。 實施方式二:使用混摻主動層14可有助於簡化製程步驟,其原因在於混摻主動層14成膜後,利用材料不相容產生的相分離行為,使其可自動分層產生主動層14與下方電荷調變層17。 以第1圖所示為例,本實施例係於底部閘極介電層13上方與頂部閘極介電層15下方,各製作一電荷調變層17、18,當元件操作在各種模式時,可供協助調整上方與下方主動層14通道內的電荷,達到通道內電荷增強或空乏之效果,使製作之元件具備更佳的電性能、更強的臨界電壓(Vth)控制能力、與自帶多重邏輯閘功能。本發明提出之上方與下方電荷調變層17、18,可使用不同介電材料製作,可為平坦型薄膜,亦可為具特殊柱狀或孔洞結構型的薄膜,若上方與下方電荷調變層17、18為不同結構之薄膜,即為本發明所稱之不對稱電荷調變層17、18。 The embodiment of the organic double-gate thin film transistor device 100 according to the present invention is as follows: Down: Embodiment 1: There must be an upper and (or) lower charge modulation layer 17 and (or) 18 embedded in the device, which can be independent of each other, such as the upper or lower layers, or both layers can exist in the device at the same time. efficient. In addition, the materials of the proposed charge modulation layers 17 and 18 need to have polar functional groups, paraelectricity or ferroelectricity and other properties. Embodiment 2: The use of the mixed active layer 14 can help simplify the process steps. The reason is that after the mixed active layer 14 is formed into a film, the phase separation behavior caused by the incompatibility of the materials is used, so that it can be automatically layered to form the active layer. 14 and the lower charge modulation layer 17. Taking FIG. 1 as an example, in this embodiment, a charge modulation layer 17 and 18 are respectively formed above the bottom gate dielectric layer 13 and below the top gate dielectric layer 15, when the device operates in various modes. , which can help to adjust the charge in the upper and lower active layer 14 channels to achieve the effect of charge enhancement or depletion in the channel, so that the fabricated components have better electrical properties, stronger threshold voltage (Vth) control capability, and self- With multiple logic gate function. The upper and lower charge modulation layers 17 and 18 proposed in the present invention can be made of different dielectric materials, which can be flat films or films with special columnar or hole structures. The layers 17 and 18 are thin films with different structures, which are the so-called asymmetric charge modulation layers 17 and 18 in the present invention.

當運用時,製作上述有機雙閘極薄膜電晶體元件100之實施 流程為:選擇玻璃、矽基板、軟性基板、或其他相關基板材料作為該有機雙閘極薄膜電晶體元件100中基板11。於該基板11上方製作底部閘極12與底部閘極介電層13,該底部閘極12可為傳統金屬導體、金屬氧化物導體、或導電高分子材料,該底部閘極介電層13可使用有機聚合物、或無機氧化物等介電材料。不同於製作傳統雙閘極薄膜電晶體元件,本發明於該底部閘極介電層13上方再製作一電荷調變層17,該電荷調變層17可使用具有極性官能基有機高分子材料,亦可為具有順電性、鐵電性材料亦或是使用固態電解質材料。接著,於此下方電荷調變層17上方製作一主動層14,該主動層14為含半導體材料的薄膜,可使用有機半導體、無機半導體、多成份混摻有機半導體、有機無機混合型半導體、亦或是使用半導體與絕緣材料混摻物等。當該主動層14製程結束後,再於其上依序製作上方電荷調變層18、頂部閘極介電層15、與頂部閘極16,其材料可採用如同下方電荷調變層17、底部閘極介電層13、與底部閘極12所使用之材料。 When used, the implementation of fabricating the above-described organic double-gate thin film transistor device 100 The process is as follows: selecting glass, silicon substrate, flexible substrate, or other related substrate materials as the substrate 11 in the organic double-gate thin film transistor element 100 . A bottom gate 12 and a bottom gate dielectric layer 13 are formed on the substrate 11. The bottom gate 12 may be a conventional metal conductor, a metal oxide conductor, or a conductive polymer material. The bottom gate dielectric layer 13 may be Dielectric materials such as organic polymers or inorganic oxides are used. Different from the traditional dual-gate thin film transistor device, the present invention forms a charge modulation layer 17 above the bottom gate dielectric layer 13. The charge modulation layer 17 can be made of organic polymer materials with polar functional groups. It can also be a paraelectric, ferroelectric material or a solid electrolyte material. Next, an active layer 14 is formed on the lower charge modulation layer 17. The active layer 14 is a thin film containing semiconductor materials, and can use organic semiconductors, inorganic semiconductors, multi-component mixed organic semiconductors, organic-inorganic hybrid semiconductors, and other materials. Or use a mixture of semiconductors and insulating materials. After the process of the active layer 14 is completed, the upper charge modulation layer 18, the top gate dielectric layer 15, and the top gate 16 are sequentially formed thereon, and the materials of the upper charge modulation layer 17, the bottom The material used for the gate dielectric layer 13 and the bottom gate 12 .

以下實施例僅舉例以供了解本發明之細節與內涵,但不用於限 制本發明之申請專利範圍。 [實施案例] 本發明利用有機高分子半導體與有機絕緣材料進行混合作為混摻主動層14, 並同時製作具備雙邊電荷調變層17、18之有機雙閘極薄膜電晶體元件 100,可達簡化製程之目的。本實施案例採用具備極性官能基與具鐵電特性之有機高分子材料製作雙邊電荷調變層17、18,因此元件100在操作時,可誘發電荷調變層17、18中產生內部極化場,進而調控元件通道層中的電荷密度。再者,可進一步透過上方與下方不同電荷調變層17、18之薄膜結構特性,如第2圖中(a)圖所示平坦型薄膜結構18a或(b)圖所示柱狀型薄膜結構18b等,以此非對稱結構型之電荷調變層17、18,可進一步增強對元件通道層中的電荷密度進行調控。第3圖為本實施案例之實驗結果,由結果顯示元件100內含非對稱結構電荷調變層17、18之起始電壓調變特性,確實大幅增加,一般而言,起始電壓調變特性可由二邊的閘極介電層的電容值進行理論預測,若元件以底部通道操作為主,再藉由一外加的頂部閘極電壓(V TG)進行起始電壓的調控,起始電壓與頂部閘極電壓關係圖中曲線的斜率,即為臨界電壓調變因子(k DB),可從如下公式(1)計算:

Figure 02_image001
其中C BG為底部閘極電容,C TG為頂部閘極電容,及C S為半導體電容值。 The following examples are only examples for understanding the details and connotations of the present invention, but are not intended to limit the scope of the patent application of the present invention. [Example] The present invention uses organic polymer semiconductors and organic insulating materials to be mixed as the mixed active layer 14, and simultaneously fabricates an organic double-gate thin film transistor element 100 with double-sided charge modulation layers 17 and 18, which can simplify the the purpose of the process. In this embodiment, the double-sided charge modulation layers 17 and 18 are made of organic polymer materials with polar functional groups and ferroelectric properties. Therefore, the device 100 can induce an internal polarization field in the charge modulation layers 17 and 18 during operation. , thereby regulating the charge density in the element channel layer. Furthermore, the film structure characteristics of the different charge modulation layers 17 and 18 above and below can be further passed through, such as the flat film structure 18a shown in (a) or the columnar film structure shown in (b) in FIG. 2 . 18b, etc., the charge modulation layers 17 and 18 of this asymmetric structure can further enhance the regulation of the charge density in the element channel layer. Figure 3 is the experimental result of the embodiment. The results show that the initial voltage modulation characteristics of the charge modulation layers 17 and 18 with asymmetric structure in the device 100 are indeed greatly increased. Generally speaking, the initial voltage modulation characteristics Theoretical prediction can be made by the capacitance value of the gate dielectric layer on the two sides. If the device is mainly operated by the bottom channel, the starting voltage is regulated by an external top gate voltage (V TG ). The starting voltage and The slope of the curve in the top gate voltage graph is the threshold voltage modulation factor (k DB ), which can be calculated from the following formula (1):
Figure 02_image001
where CBG is the bottom gate capacitance, CTG is the top gate capacitance, and CS is the semiconductor capacitance value.

同理,若元件以頂部通道操作為主,再藉由一外加的底部閘極 電壓(V BG)進行起始電壓的調控,亦可計算其對應的臨界電壓調變因子(k DT)。本實施案例,若使用上述公式(1)計算所得之k DB值理論僅為-0.32,而實驗值可高達-1.34,顯示具備雙邊電荷調變層,確實增強對元件臨界電壓的操控能力。再者,由於元件具備雙邊電荷調變層,在不同操作模式下,也表現出相異的電 性行為,如第4圖中(a)圖所示,依此,本發明可實現一顆電晶體即自含兩種邏 輯閘操作功能,如第4圖中(b)圖所示,可增加其應用潛力。 Similarly, if the device is mainly operated by the top channel, and the starting voltage is regulated by an external bottom gate voltage (V BG ), the corresponding threshold voltage modulation factor (k DT ) can also be calculated. In this example, the theoretical value of k DB calculated by the above formula (1) is only -0.32, while the experimental value can be as high as -1.34. Furthermore, since the device has a double-sided charge modulation layer, it also exhibits different electrical behaviors in different operation modes, as shown in (a) in Figure 4. According to this, the present invention can realize a transistor. That is, it contains two logic gate operation functions, as shown in Figure 4 (b), which can increase its application potential.

本實施案例可使用材料,說明如下: 1.混摻的主動層材料:使用的有機高分子半導體材料如聚(3-己基噻吩)或其他高分子材料。使用的有機絕緣材料如聚甲基丙烯酸甲酯、或聚苯乙烯等。 2.上方與下方電荷調變層材料:使用的有機高分子材料如聚偏二氟乙烯、聚合物偏氟乙烯三氟乙烯共聚物、聚甲基丙烯酸甲酯、或聚(4-乙烯基苯酚)等。 3.底部與頂部閘極介電層材料:使用的無機氧化物如二氧化矽、氧化鋁、或二氧化鈦等常用的閘極介電層材料。使用的有機聚合物材料如聚甲基丙烯酸甲酯、聚偏二氟乙烯、聚合物偏氟乙烯三氟乙烯共聚物、聚苯乙烯、或聚(4-乙烯基苯酚)等。 4.底部與頂部閘極電極材料:可使用常見的金屬導體,也可使用金屬氧化物導體(如氧化銦錫),或導電高分子材料(如聚(3,4-乙烯基二氧噻吩)) The materials that can be used in this implementation case are described as follows: 1. Mixed active layer material: used organic polymer semiconductor materials such as poly(3-hexylthiophene) or other polymer materials. Organic insulating materials such as polymethyl methacrylate, or polystyrene are used. 2. Upper and lower charge modulation layer materials: organic polymer materials used such as polyvinylidene fluoride, polymer vinylidene fluoride trifluoroethylene copolymer, polymethyl methacrylate, or poly(4-vinylphenol) )Wait. 3. Bottom and top gate dielectric layer materials: Inorganic oxides such as silicon dioxide, aluminum oxide, or titanium dioxide are commonly used gate dielectric layer materials. Organic polymer materials such as polymethyl methacrylate, polyvinylidene fluoride, polymer vinylidene fluoride trifluoroethylene copolymer, polystyrene, or poly(4-vinylphenol), etc. are used. 4. Bottom and top gate electrode materials: common metal conductors, metal oxide conductors (such as indium tin oxide), or conductive polymer materials (such as poly(3,4-ethylenedioxythiophene) can be used )

本發明與現有技術之關鍵技術特徵區別在於: 1.使有機雙閘極薄膜電晶體具備非對稱結構的電荷調變層,透過電荷調變層的能力,可更有效的控制元件通道層之載子濃度分佈。使有機雙閘極薄膜電晶體元件能獲得優化的性能與特殊電性行為。傳統雙閘極元件並不具備此能力,也無法達到此效果。 2.使單一有機雙閘極薄膜電晶體自含了多種邏輯閘操作功能。傳統雙閘極電晶體元件通常只具備單一邏輯閘操作能力或甚至無此邏輯閘功能存在。 藉此,本發明所提自含多重邏輯閘功能之有機薄膜電晶體及其製造方法,可應用於各種製作雙閘極式積體電路,具製程簡單、低溫、低成本、且製程快速等特點。更特別的是,此單一有機雙閘極薄膜電晶體具有非對稱結構型的電荷調變層,其頂與底部元件在雙閘極模式操作下具有不同的電性行為;並且,此多元化的特性賦予有機雙閘極薄膜電晶體元件具備多種邏輯閘功能操作。因此本發明非常具商業化應用之潛力。 The key technical feature difference between the present invention and the prior art is: 1. The organic double-gate thin film transistor has a charge modulation layer with an asymmetric structure. Through the ability of the charge modulation layer, the carrier concentration distribution of the element channel layer can be controlled more effectively. The organic double-gate thin film transistor element can obtain optimized performance and special electrical behavior. Traditional dual-gate devices do not have this capability and cannot achieve this effect. 2. Make a single organic double-gate thin film transistor contain multiple logic gate operation functions. Conventional dual gate transistor devices usually only have a single logic gate operation capability or even no such logic gate function exists. Therefore, the organic thin film transistor with multiple logic gate functions and the manufacturing method thereof provided by the present invention can be applied to various fabrication of dual-gate integrated circuits, and has the characteristics of simple manufacturing process, low temperature, low cost, and rapid manufacturing process. . More particularly, the single organic double-gate thin film transistor has an asymmetric structure type charge modulation layer, and its top and bottom elements have different electrical behaviors under the double-gate mode operation; and, the diversified characteristics The organic double-gate thin film transistor element is provided with a variety of logic gate function operations. Therefore, the present invention has great potential for commercial application.

綜上所述,本發明係一種自含多重邏輯閘功能之有機薄膜電晶 \體及其製造方法,可有效改善習用之種種缺點,除了提升有機雙閘極薄膜電晶體之電性能,如電流控制、驅動與切換等能力,並且讓元件具備多重邏輯閘功能,能解決元件較差電流操控能力,增強臨界電壓位置調整能力與增加開關電流比,主要可使元件之電流大幅提升,優化調控臨界電壓的位置以及電流開關比,更重要的是,可使單一雙閘極元件附有多種的邏輯閘功能,進而使本發明之產生能更進步、更實用、更符合使用者之所須,確已符合發明專利申請之要件,爰依法提出專利申請。 In summary, the present invention is a self-contained organic thin film transistor with multiple logic gate functions The body and its manufacturing method can effectively improve various shortcomings of conventional use, in addition to improving the electrical properties of organic double-gate thin film transistors, such as current control, driving and switching capabilities, and enabling the device to have multiple logic gate functions, which can solve the problem of components Poor current control ability, enhanced threshold voltage position adjustment ability and increased switching current ratio, can mainly increase the current of the device, optimize the control of the threshold voltage position and current switching ratio, and more importantly, can make a single double-gate device. With multiple logic gate functions, the invention can be made more advanced, more practical, and more in line with the needs of users. It has indeed met the requirements of an invention patent application, and a patent application can be filed in accordance with the law.

惟以上所述者,僅為本發明之較佳實施例而已,當不能以此限 定本發明實施之範圍;故,凡依本發明申請專利範圍及發明說明書內容所作之簡單的等效變化與修飾,皆應仍屬本發明專利涵蓋之範圍內。 However, the above descriptions are only preferred embodiments of the present invention, and should not be limited to this Therefore, any simple equivalent changes and modifications made according to the scope of the patent application of the present invention and the contents of the description of the invention should still fall within the scope covered by the patent of the present invention.

(本發明部分)(Part of the present invention)

100:有機雙閘極薄膜電晶體元件100: Organic double gate thin film transistor element

11:基板11: Substrate

12:底部閘極12: Bottom gate

13:底部閘極介電層13: Bottom gate dielectric layer

14:主動層14: Active layer

15:頂部閘極介電層15: Top gate dielectric layer

16:頂部閘極16: Top gate

17、18:電荷調變層17, 18: charge modulation layer

18a:平坦型薄膜結構18a: Flat film structure

18b:柱狀型薄膜結構18b: Columnar thin film structure

(習用部分)(habitual part)

200:有機雙閘極薄膜電晶體元件200: Organic double gate thin film transistor element

21:基21: base

22:底部閘極22: Bottom gate

23:底部閘極介電層23: Bottom gate dielectric layer

24:主動層24: Active layer

25:頂部閘極介電層25: Top gate dielectric layer

26:頂部閘極26: Top gate

第1圖,係本發明具備非對稱結構型電荷調變層之有機雙閘極薄膜電晶體結 構示意圖。 第2圖,係本發明電荷調變層之不同結構型示意圖。 第3圖,係本發明有機雙閘極薄膜電晶體之臨界電壓位置的操控能力示意圖。 第4圖,係本發明有機雙閘極薄膜電晶體具備兩種不同邏輯閘功能操作示意圖。第5圖,係傳統雙閘極有機薄膜電晶體結構示意圖。 第5圖,係傳統雙閘極有機薄膜電晶體結構示意圖。 Figure 1 shows the organic double-gate thin film transistor junction with an asymmetric structure type charge modulation layer of the present invention Schematic diagram. Figure 2 is a schematic diagram of different structures of the charge modulation layer of the present invention. FIG. 3 is a schematic diagram of the control capability of the threshold voltage position of the organic double-gate thin film transistor of the present invention. FIG. 4 is a schematic diagram of the operation of the organic double-gate thin film transistor of the present invention with two different logic gate functions. Figure 5 is a schematic diagram of the structure of a traditional double-gate organic thin film transistor. Figure 5 is a schematic diagram of the structure of a traditional double-gate organic thin film transistor.

100:有機雙閘極薄膜電晶體元件 100: Organic double gate thin film transistor element

11:基板 11: Substrate

12:底部閘極 12: Bottom gate

13:底部閘極介電層 13: Bottom gate dielectric layer

14:主動層 14: Active layer

15:頂部閘極介電層 15: Top gate dielectric layer

16:頂部閘極 16: Top gate

17、18:電荷調變層 17, 18: charge modulation layer

Claims (8)

一種自含多重邏輯閘功能之有機薄膜電晶體,係包括:一基板;一底部閘極,設置在該基板上;一底部閘極介電層,設置在該基板與該底部閘極上;一主動層,設置在該底部閘極介電層上,係含半導體材料之薄膜;一頂部閘極介電層,設置在該主動層上;一頂部閘極,設置在該頂部閘極介電層上;以及兩層非對稱結構型的電荷調變層,分別設置在該主動層之上方及下方,係具有極性官能基,與具備順電性、鐵電性、或固態電解質之有機高分子材料,該兩層非對稱結構型的電荷調變層係以不同介電材料製成平坦型、具特殊柱狀或孔洞結構型之彼此不同結構的薄膜者。 A self-contained organic thin film transistor with multiple logic gate functions, comprising: a substrate; a bottom gate electrode disposed on the substrate; a bottom gate dielectric layer disposed on the substrate and the bottom gate electrode; an active layer, disposed on the bottom gate dielectric layer, is a thin film containing semiconductor material; a top gate dielectric layer disposed on the active layer; a top gate disposed on the top gate dielectric layer ; and two asymmetric structure type charge modulation layers, respectively disposed above and below the active layer, which have polar functional groups and organic polymer materials with paraelectricity, ferroelectricity, or solid electrolyte, The two-layer asymmetric structure-type charge modulation layers are made of different dielectric materials to form flat, special columnar or hole-structured films with different structures. 依申請專利範圍第1項所述之自含多重邏輯閘功能之有機薄膜電晶體,其中,該基板可選自玻璃、矽基板、或軟性基板。 According to the self-contained organic thin film transistor with multiple logic gate functions described in the first item of the claimed scope, the substrate can be selected from glass, silicon substrate, or flexible substrate. 依申請專利範圍第1項所述之自含多重邏輯閘功能之有機薄膜電晶體,其中,該底部閘極介電層係完整覆蓋該底部閘極。 According to the self-contained organic thin film transistor with multiple logic gate functions described in claim 1, the bottom gate dielectric layer completely covers the bottom gate. 依申請專利範圍第1項所述之自含多重邏輯閘功能之有機薄膜電晶體,其中,該層或兩層電荷調變層可選自聚偏二氟乙烯、聚合物偏氟乙烯三氟乙烯共聚物、聚甲基丙烯酸甲酯、或聚(4-乙烯基苯酚)之有機高分子材料。 The organic thin film transistor with self-contained multiple logic gate functions according to the first item of the claimed scope, wherein the layer or two charge modulation layers can be selected from polyvinylidene fluoride, polymer vinylidene fluoride trifluoroethylene Copolymer, polymethyl methacrylate, or poly(4-vinylphenol) organic polymer material. 依申請專利範圍第1項所述之自含多重邏輯閘功能之有機薄膜電晶體,其中,該主動層可選自有機半導體、無機半導體、多成份混摻有機半導體、有機無機混合型半導體、或以半導體與絕緣材料混摻物者。 According to the self-contained organic thin film transistor with multiple logic gate functions described in item 1 of the claimed scope, the active layer can be selected from organic semiconductors, inorganic semiconductors, multi-component mixed organic semiconductors, organic-inorganic hybrid semiconductors, or Mixtures of semiconductors and insulating materials. 依申請專利範圍第1項所述之自含多重邏輯閘功能之有機薄膜電晶體,其中,該主動層可選自聚(3-己基噻吩)之有機高分子半導體材料,亦或選自聚甲基丙烯酸甲酯、或聚苯乙烯之有機絕緣材料。 According to the self-contained organic thin film transistor with multiple logic gate functions described in item 1 of the claimed scope, the active layer can be selected from poly(3-hexylthiophene) organic polymer semiconductor materials, or from polymethyl methacrylate Methyl acrylate, or polystyrene organic insulating material. 依申請專利範圍第1項所述之自含多重邏輯閘功能之有機薄膜電晶體,其中,該底部與頂部閘極為金屬導體、金屬氧化物導體、或導電高分子材料。 According to the self-contained organic thin film transistor with multiple logic gate functions described in item 1 of the claimed scope, the bottom gate and the top gate are metal conductors, metal oxide conductors, or conductive polymer materials. 依申請專利範圍第7項所述之自含多重邏輯閘功能之有機薄膜電晶體,其中,該金屬氧化物導體可選自氧化銦錫,而該導電高分子材料可選自聚(3,4-乙烯基二氧噻吩)。The organic thin film transistor with self-contained multiple logic gate functions according to item 7 of the scope of the application, wherein the metal oxide conductor can be selected from indium tin oxide, and the conductive polymer material can be selected from poly(3,4 - vinyldioxythiophene).
TW109140582A 2020-11-19 2020-11-19 Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method TWI753662B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW109140582A TWI753662B (en) 2020-11-19 2020-11-19 Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW109140582A TWI753662B (en) 2020-11-19 2020-11-19 Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method

Publications (2)

Publication Number Publication Date
TWI753662B true TWI753662B (en) 2022-01-21
TW202221953A TW202221953A (en) 2022-06-01

Family

ID=80809973

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109140582A TWI753662B (en) 2020-11-19 2020-11-19 Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method

Country Status (1)

Country Link
TW (1) TWI753662B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100006826A1 (en) * 2008-07-11 2010-01-14 Weyerhaeuser Company Increasing yield in ofets by using a high-k dielectric layer in a dual dielectric layer
JP2010062222A (en) * 2008-09-01 2010-03-18 Sharp Corp Ferroelectric gate organic field effect transistor, memory element using the same, and method of manufacturing the ferroelectric gate organic field effect transistor
TW201606436A (en) * 2014-06-26 2016-02-16 波利亞有限公司 Photopatternable compositions, patterned high k thin film dielectrics and related devices
TW201614696A (en) * 2014-10-03 2016-04-16 Univ Nat Cheng Kung Ultralow voltage driving capacitor, transistor and manufacturing method thereof
EP3629381A1 (en) * 2018-09-26 2020-04-01 INTEL Corporation Transistors with ferroelectric gates

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100006826A1 (en) * 2008-07-11 2010-01-14 Weyerhaeuser Company Increasing yield in ofets by using a high-k dielectric layer in a dual dielectric layer
JP2010062222A (en) * 2008-09-01 2010-03-18 Sharp Corp Ferroelectric gate organic field effect transistor, memory element using the same, and method of manufacturing the ferroelectric gate organic field effect transistor
TW201606436A (en) * 2014-06-26 2016-02-16 波利亞有限公司 Photopatternable compositions, patterned high k thin film dielectrics and related devices
TW201614696A (en) * 2014-10-03 2016-04-16 Univ Nat Cheng Kung Ultralow voltage driving capacitor, transistor and manufacturing method thereof
EP3629381A1 (en) * 2018-09-26 2020-04-01 INTEL Corporation Transistors with ferroelectric gates

Also Published As

Publication number Publication date
TW202221953A (en) 2022-06-01

Similar Documents

Publication Publication Date Title
JP7499936B2 (en) Display device
EP3128534B1 (en) Ferroelectric memory device and fabrication method thereof
US9947794B2 (en) Semiconductor device and method for manufacturing the same
US8476106B2 (en) Transparent nonvolatile memory thin film transistor and method of manufacturing the same
JP7497896B2 (en) Capacitor and electronic device including same
TWI834276B (en) Memory cells and methods of forming a capacitor including current leakage paths having different total resistances
TW201445710A (en) Semiconductor devices and fabricating methods thereof
KR20070032705A (en) Gated field effect device and forming method thereof
CN111052379A (en) Ferroelectric capacitor with back-end transistor
CN108091693B (en) Ferroelectric field effect transistor and method for manufacturing same
US20150021572A1 (en) Thin film transistor, method of manufacturing the same, and electronic apparatus
US11862730B2 (en) Top-gate doped thin film transistor
TWI749697B (en) Semiconductor device and method for fabricating the same
US20230163189A1 (en) Transistors and Memory Arrays
US11978798B2 (en) Semiconductor device
TWI753662B (en) Organic thin film transistor with self-contained multiple logic gate function and its manufacturing method
US20220122999A1 (en) Remanent polarizable capacitive structure, memory cell, and methods thereof
KR101328509B1 (en) A transparent and flexible non-volatile memory cell
KR20220060446A (en) Semiconductor device and semiconductor apparatus comprising the same
KR101946347B1 (en) Nonvolatile thin film transistor memory device using resistive materials and fabricating method thereof
JP2002009183A (en) Semiconductor storage device and its manufacturing method
KR20140000538A (en) A transparent and flexible non-volatile memory cell with common oxide semiconductor channel and manufacturing method for the same
TWI691078B (en) Semiconductor device
WO2022252041A1 (en) Semiconductor device
US20240194761A1 (en) Electronic device and electronic apparatus including the same