WO2009072482A1 - 部品内蔵モジュール及びその製造方法 - Google Patents

部品内蔵モジュール及びその製造方法 Download PDF

Info

Publication number
WO2009072482A1
WO2009072482A1 PCT/JP2008/071849 JP2008071849W WO2009072482A1 WO 2009072482 A1 WO2009072482 A1 WO 2009072482A1 JP 2008071849 W JP2008071849 W JP 2008071849W WO 2009072482 A1 WO2009072482 A1 WO 2009072482A1
Authority
WO
WIPO (PCT)
Prior art keywords
component
built
module
manufacturing
via conductor
Prior art date
Application number
PCT/JP2008/071849
Other languages
English (en)
French (fr)
Inventor
Yusuke Yamakoshi
Original Assignee
Murata Manufacturing Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co., Ltd. filed Critical Murata Manufacturing Co., Ltd.
Publication of WO2009072482A1 publication Critical patent/WO2009072482A1/ja

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • H05K1/187—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding the patterned circuits being prefabricated circuits, which are not yet attached to a permanent insulating substrate, e.g. on a temporary carrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82009—Pre-treatment of the connector or the bonding area
    • H01L2224/8203—Reshaping, e.g. forming vias
    • H01L2224/82035—Reshaping, e.g. forming vias by heating means
    • H01L2224/82039—Reshaping, e.g. forming vias by heating means using a laser
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82009—Pre-treatment of the connector or the bonding area
    • H01L2224/8203—Reshaping, e.g. forming vias
    • H01L2224/82047—Reshaping, e.g. forming vias by mechanical means, e.g. severing, pressing, stamping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/142—Arrangements of planar printed circuit boards in the same plane, e.g. auxiliary printed circuit insert mounted in a main printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Abstract

【課題】樹脂層に貫通ビアなどの加工を行わずにビア導体を形成できる部品内蔵モジュールおよびその製造方法を提供する。 【解決手段】基板１０上に配線パターン４，５を形成し、配線パターンに回路部品２と樹脂ブロック３とを実装する。樹脂ブロック３は回路部品２より背丈が高く、その内部にビア導体３ｂを有する。回路部品２および樹脂ブロック３を樹脂層１に埋設し、樹脂ブロック３のビア導体３ｂが露出するまで樹脂層１の上面を研磨し、その後で樹脂層１の上面に配線パターン７を形成することで、ビア導体３ｂと導通させる。
PCT/JP2008/071849 2007-12-05 2008-12-02 部品内蔵モジュール及びその製造方法 WO2009072482A1 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007314216 2007-12-05
JP2007-314216 2007-12-05

Publications (1)

Publication Number Publication Date
WO2009072482A1 true WO2009072482A1 (ja) 2009-06-11

Family

ID=40717662

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/071849 WO2009072482A1 (ja) 2007-12-05 2008-12-02 部品内蔵モジュール及びその製造方法

Country Status (1)

Country Link
WO (1) WO2009072482A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011102134A1 (ja) * 2010-02-18 2011-08-25 株式会社村田製作所 部品内蔵基板
JP2014192235A (ja) * 2013-03-26 2014-10-06 Dainippon Printing Co Ltd 部品内蔵配線板、部品内蔵配線板の製造方法
WO2018003391A1 (ja) * 2016-06-29 2018-01-04 株式会社村田製作所 部品内蔵基板及びその製造方法、並びに高周波モジュール

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0418787A (ja) * 1990-03-30 1992-01-22 Toshiba Corp 印刷配線板の接続装置
JP2005285945A (ja) * 2004-03-29 2005-10-13 Matsushita Electric Ind Co Ltd 導電路形成方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0418787A (ja) * 1990-03-30 1992-01-22 Toshiba Corp 印刷配線板の接続装置
JP2005285945A (ja) * 2004-03-29 2005-10-13 Matsushita Electric Ind Co Ltd 導電路形成方法

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011102134A1 (ja) * 2010-02-18 2011-08-25 株式会社村田製作所 部品内蔵基板
JP5182448B2 (ja) * 2010-02-18 2013-04-17 株式会社村田製作所 部品内蔵基板
US9839132B2 (en) 2010-02-18 2017-12-05 Murata Manufacturing Co., Ltd. Component-embedded substrate
JP2014192235A (ja) * 2013-03-26 2014-10-06 Dainippon Printing Co Ltd 部品内蔵配線板、部品内蔵配線板の製造方法
WO2018003391A1 (ja) * 2016-06-29 2018-01-04 株式会社村田製作所 部品内蔵基板及びその製造方法、並びに高周波モジュール
US10707172B2 (en) 2016-06-29 2020-07-07 Murata Manufacturing Co., Ltd. Component-embedded substrate, method of manufacturing the same, and high-frequency module

Similar Documents

Publication Publication Date Title
HK1089328A1 (en) Method for manufacturing an electronic module and an electronic module
TW200731898A (en) Circuit board structure and method for fabricating the same
TW200644297A (en) Semiconductor apparatus and manufacturing method thereof
WO2006134216A3 (en) Circuit board structure and method for manufacturing a circuit board structure
TW200740317A (en) Electronic substrate manufacturing method, semiconductor device manufacturing method, and electronic equipment manufacturing method
TWI260056B (en) Module structure having an embedded chip
EP1976060A4 (en) ANTENNA CELL MODULE, CARD TYPE INFORMATION DEVICE AND METHOD OF MANUFACTURING THEREOF
TW200721432A (en) Semiconductor device, fabrication method therefor, and film fabrication method
EP1780790A3 (en) Electronic part built-in substrate and manufacturing method therefor
TW200644202A (en) Method of manufacturing flexible circuit substrate
TW200639952A (en) Surface roughing method for embedded semiconductor chip structure
WO2005125298A3 (en) Method for manufacturing an electronics module comprising a component electrically connected to a conductor- pattern layer
WO2009132922A3 (de) Substrat-schaltungsmodul mit bauteilen in mehreren kontaktierungsebenen
TW200638821A (en) Conducting bump structure of circuit board and method for fabricating the same
TW200725760A (en) Thermally enhanced coreless thin substrate with an embedded chip and method for manufacturing the same
TW200607028A (en) Image sensor module packaging structure and method thereof
WO2009054098A1 (ja) 部品内蔵配線基板および部品内蔵配線基板の製造方法
WO2007025521A3 (de) Verfahren zur herstellung eines halbleiterbauelements mit einer planaren kontaktierung und halbleiterbauelement
WO2009028578A3 (en) Semiconductor device including semiconductor constituent and manufacturing method thereof
WO2009066504A1 (ja) 部品内蔵モジュール
TW200629497A (en) Substrate structure embedded method with semiconductor chip and the method for making the same
WO2009048154A1 (ja) 半導体装置及びその設計方法
TW200629998A (en) Printed circuit board and forming method thereof
WO2009020124A1 (ja) Ｉｃ搭載用基板およびその製造方法
JP2007150180A5 (ja)

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08857932

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08857932

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP