WO2009071791A3 - Verification de donnees lues en memoire - Google Patents

Verification de donnees lues en memoire Download PDF

Info

Publication number
WO2009071791A3
WO2009071791A3 PCT/FR2008/052073 FR2008052073W WO2009071791A3 WO 2009071791 A3 WO2009071791 A3 WO 2009071791A3 FR 2008052073 W FR2008052073 W FR 2008052073W WO 2009071791 A3 WO2009071791 A3 WO 2009071791A3
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
data
processing unit
data item
verification
Prior art date
Application number
PCT/FR2008/052073
Other languages
English (en)
Other versions
WO2009071791A2 (fr
Inventor
Fabrice Romain
Jean-Louis Modave
Original Assignee
Stmicroelectronics Sa
Proton World International N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US12/743,684 priority Critical patent/US8775697B2/en
Application filed by Stmicroelectronics Sa, Proton World International N.V. filed Critical Stmicroelectronics Sa
Priority to EP08857341A priority patent/EP2212824A2/fr
Publication of WO2009071791A2 publication Critical patent/WO2009071791A2/fr
Publication of WO2009071791A3 publication Critical patent/WO2009071791A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60—Protecting data
    • G06F21/606—Protecting data by securing the transmission between two devices or processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • G06F21/755—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation with measures against power attack

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Bioethics (AREA)
  • General Health & Medical Sciences (AREA)
  • Storage Device Security (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

L'invention concerneun procédé et un circuit de vérification de données transférées entre un circuit (21) et une unité de traitement (11), dans lequel: les données provenant du circuit transitent par un premier élément de mémorisation temporaire (23) ayant une taille représentant un multiple entier de la taille de données susceptibles d'être présentées ensuite sur un bus (27) de l'unité de traitement; une adresse fournie par l'unité de traitement (11) à destination du circuit est stockée temporairement dans un deuxième élément (22); et le contenu du premier élément est comparé avec une donnée courante (CDATA) provenant du circuit, au moins lorsqu'elle correspond à une adresse d'une donnée déjà présente dans ce premier élément.
PCT/FR2008/052073 2007-11-19 2008-11-18 Verification de donnees lues en memoire WO2009071791A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/743,684 US8775697B2 (en) 2007-11-19 2008-10-18 Verification of data read in memory
EP08857341A EP2212824A2 (fr) 2007-11-19 2008-11-18 Verification de donnees lues en memoire

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0759136A FR2923923B1 (fr) 2007-11-19 2007-11-19 Verification de donnees lues en memoire
FR0759136 2007-11-19

Publications (2)

Publication Number Publication Date
WO2009071791A2 WO2009071791A2 (fr) 2009-06-11
WO2009071791A3 true WO2009071791A3 (fr) 2009-09-11

Family

ID=39402726

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FR2008/052073 WO2009071791A2 (fr) 2007-11-19 2008-11-18 Verification de donnees lues en memoire

Country Status (4)

Country Link
US (1) US8775697B2 (fr)
EP (1) EP2212824A2 (fr)
FR (1) FR2923923B1 (fr)
WO (1) WO2009071791A2 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9215471B2 (en) 2010-11-12 2015-12-15 Microsoft Technology Licensing, Llc Bitstream manipulation and verification of encoded digital media data
FR2989504B1 (fr) 2012-04-12 2014-04-25 St Microelectronics Rousset Registre protege contre des attaques par injection de fautes
US9262419B2 (en) * 2013-04-05 2016-02-16 Microsoft Technology Licensing, Llc Syntax-aware manipulation of media files in a container format
KR20160082283A (ko) * 2014-12-29 2016-07-08 삼성전자주식회사 방송 수신 장치 및 그의 제어 방법
CN108073805A (zh) * 2016-11-15 2018-05-25 华为技术有限公司 一种数据读取方法和存储器

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2843466A1 (fr) * 2002-04-29 2004-02-13 Samsung Electronics Co Ltd Procede pour empecher la falsification d'un systeme de traitement de donnees, et ce systeme
EP1712976A1 (fr) * 2005-04-11 2006-10-18 St Microelectronics S.A. Protection de données d'une mémoire associée à un microprocesseur

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6259639B1 (en) * 2000-02-16 2001-07-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device capable of repairing defective parts in a large-scale memory
TW564991U (en) * 2003-04-25 2003-12-01 Sunplus Technology Co Ltd Power-saving static memory control circuit
US20060227795A1 (en) * 2005-04-07 2006-10-12 Amit Bande Optimized method of reading data packets communicated over a network

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2843466A1 (fr) * 2002-04-29 2004-02-13 Samsung Electronics Co Ltd Procede pour empecher la falsification d'un systeme de traitement de donnees, et ce systeme
EP1712976A1 (fr) * 2005-04-11 2006-10-18 St Microelectronics S.A. Protection de données d'une mémoire associée à un microprocesseur

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
HAGAI BAR-EL ET AL: "The Sorcerer's Apprentice Guide to Fault Attacks", INTERNET CITATION, XP002329915, Retrieved from the Internet <URL:http://web.archive.org/web/20041016071838/eprint.iacr.org/2004/100> [retrieved on 20050527] *

Also Published As

Publication number Publication date
WO2009071791A2 (fr) 2009-06-11
US20100325320A1 (en) 2010-12-23
FR2923923B1 (fr) 2009-12-04
US8775697B2 (en) 2014-07-08
EP2212824A2 (fr) 2010-08-04
FR2923923A1 (fr) 2009-05-22

Similar Documents

Publication Publication Date Title
WO2007138599A3 (fr) Procédé et système de transformation d&#39;objets de données logiques à des fins de stockage
WO2007022454A3 (fr) Systemes, procedes et supports de protection d&#39;un dispositif de traitement de donnees numeriques contre les attaques
EP2472829A8 (fr) Procédés, systèmes et dispositifs de routage à base de contexte dynamique à forte disponibilité extensible horizontalement
MX2009007982A (es) Metodo y aparato de traduccion de direccion.
WO2009071791A3 (fr) Verification de donnees lues en memoire
WO2009158183A3 (fr) Appareil et procédé pour l&#39;utilisation de mémoire cache
WO2006130763A3 (fr) Logique a pages partielles pour technologies de memoire
WO2005098642A3 (fr) Procedes et systemes de traitement de messages courriel
WO2011040950A3 (fr) Gestion d&#39;interruption de puissance
WO2008002578A3 (fr) Procédés et appareil pour améliorer la performance d&#39;un entrepôt de données
WO2009131861A3 (fr) Gestion de contenus multimédias
WO2008004149A3 (fr) dispositif de mémoire flash et procédé pour SON utilisation
EP2057532A4 (fr) Procédé, système et stockage lisible par ordinateur pour des recherches de groupes d&#39;affiliés
WO2010045000A3 (fr) Table de bloc memoire hote dans un dispositif de stockage a semi-conducteurs
WO2007078395A3 (fr) Systeme et procede de transfert automatique de contenus a changement dynamique
WO2006081024A3 (fr) Procede et systeme pour determiner une structure hierarchique
WO2007148314A3 (fr) Appareil et procédés de protection d&#39;informations de domaine sécurisé
WO2005081983A3 (fr) Appareil et procede de protection
GB2473914B (en) Buffering in media and pipelined processing components
ATE532143T1 (de) Sicheres speicherverwaltungssystem und verfahren
WO2007112162A3 (fr) Génération sélective de points d&#39;interruption au moyen d&#39;instructions
WO2008063407A3 (fr) Procédé et système pour associer un ou plusieurs contenus à une page électronique
WO2007085963A3 (fr) Traitement d&#39;elements de donnees haute priorite dans des systemes comprenant un processeur hote et un coprocesseur
PT2439680E (pt) Método e dispositivo para leitura e gravação de cartões de memória
GB0605281D0 (en) Payment and recipient system

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08857341

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2008857341

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 12743684

Country of ref document: US