WO2009019632A1 - Processeur de signal comprenant un convertisseur analogique-numérique intégrateur - Google Patents

Processeur de signal comprenant un convertisseur analogique-numérique intégrateur Download PDF

Info

Publication number
WO2009019632A1
WO2009019632A1 PCT/IB2008/053056 IB2008053056W WO2009019632A1 WO 2009019632 A1 WO2009019632 A1 WO 2009019632A1 IB 2008053056 W IB2008053056 W IB 2008053056W WO 2009019632 A1 WO2009019632 A1 WO 2009019632A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
capacitance
int
cycle
conversion
Prior art date
Application number
PCT/IB2008/053056
Other languages
English (en)
Inventor
Paulus P. F. M. Bruin
Original Assignee
Nxp B.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp B.V. filed Critical Nxp B.V.
Publication of WO2009019632A1 publication Critical patent/WO2009019632A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/50—Analogue/digital converters with intermediate conversion to time interval
    • H03M1/52—Input signal integrated with linear return to datum

Definitions

  • Signal processor comprising an integrating analog-to-digital converter
  • An aspect of the invention relates to a signal processor that comprises an integrating analog-to-digital converter.
  • the integrating analog-to-digital converter may be implemented in the form of, for example, an integrated circuit, which may comprise other functional entities of the signal processor.
  • Other aspects of the invention relate to a method of analog-to-digital conversion, a measurement system, and a computer program product for a programmable processor.
  • An integrating analog-to-digital converter can provide a digital value on the basis of a conversion cycle in which a capacitance is charged and discharged by means of a signal-representing current and at least one reference current.
  • Such an integrating analog-to- digital converter is often referred to as dual-slope or multi-slope converter.
  • the signal- representing current may charge the capacitance, which produces a positive voltage slope, whereas a reference current may discharge the capacitance, which produces a negative voltage slope, or vice versa.
  • a dual-slope converter which employs a single reference current, typically operates as follows.
  • the capacitance has a start voltage at the start of a conversion cycle.
  • the signal-representing current charges or discharges the capacitance for a given duration.
  • the reference current discharges or charges, respectively, the capacitance until the start voltage is reached.
  • the reference current needs to be applied to the capacitance for a particular duration in order to bring the capacitance back to the start voltage.
  • a counter measures this particular duration in terms of number of clock cycles. The number of clock cycles that the counter has counted, constitutes a digital value that represents an input signal value.
  • US patent 7,064,694 discloses a multi-cycle, multi-slope analog-to-digital converter.
  • charge and discharge periods overlap in order to reduce latency. Additionally, charging and discharging of an integration capacitor during a measurement cycle occurs between defined thresholds so as to avoid saturation within the analog-to-digital converter.
  • the analog-to-digital converter comprises various comparators, including a comparator that receives a lower threshold voltage and another comparator that receives a higher threshold voltage.
  • the capacitance has a voltage that will remain within a given range when the signal-representing current is applied to the capacitance during a time interval of given length.
  • the signal-representing current has a steepest slope when a maximum input signal value occurs.
  • the given range, within which the voltage of the capacitance will remain, is equal to the steepest slope multiplied by the given length of the time interval during which the signal-representing current is applied to the capacitance. Accordingly, saturation can be prevented by defining a sufficiently short time interval during which the signal-representing current is applied to the capacitance.
  • such a relatively short time interval requires a relatively high clock frequency in order to achieve a given resolution.
  • a controller applies a predefined number conversion sub-cycles within the conversion cycle.
  • a conversion sub-cycle comprises a time interval of predefined length during which the signal-representing current is applied to the capacitance, which causes a voltage change.
  • a reference current Iref is applied to the capacitance so as to substantially compensate the voltage change.
  • a voltage slope which occurs in an integrating analog-to-digital converter, has a steepness that is typically defined by a so-called RC product: a resistance value multiplied by a capacitance value.
  • relatively steep voltage slopes require a relatively high clock frequency or a relatively high supply voltage, or both, a in order to achieve a given resolution.
  • a relatively high clock frequency generally entails relatively high power consumption and may require relatively expensive manufacturing processes.
  • a relatively high supply voltage is not feasible in particular applications, such as, for example, battery-operated applications.
  • an integrating analog-to-digital converter in accordance with the invention can provide sufficient resolution when voltage slopes are relatively steep, while operating at a relatively low clock frequency and at a relatively low supply voltage. This is because the conversion cycle is effectively divided into a predefined number of conversion sub-cycles, whereby a rounding error in a conversion sub-cycle is compensated for a subsequent conversion sub-cycle. Consequently, the invention allows relatively low-cost integrated circuit implementations, which have relatively low power consumption. The invention can be applied to advantage in relatively small products that are battery-operated, such as, for example, handheld products.
  • An implementation of the invention advantageously comprises one or more of following additional features, which are described in separate paragraphs that correspond with individual dependent claims.
  • the time interval of predefined length during which the signal-representing current is applied to the capacitance preferably corresponds with a predefined number of clock cycles in a clock signal.
  • the controller may alternately activate a signal-representing current source and a reference current source during a conversion cycle.
  • the signal-representing current source applies the signal-representing current to the capacitance when activated;
  • the reference current source applies the reference current to the capacitance when activated.
  • the reference current preferably has a value that is substantially equal to a maximum value of the signal-representing current.
  • the controller preferably imposes a reference voltage onto the capacitance by means of a reset switch after a conversion cycle has been completed, and maintains the reference voltage on the capacitance until a subsequent conversion cycle begins.
  • the analog-to-digital converter preferably comprises a single detector, which detects whether the capacitance has a voltage that is below the reference voltage, or not.
  • a counter may count the number of clock cycles that occur during the time interval when the reference current is applied to the capacitance.
  • Fig. 1 is a block diagram that illustrates a measurement system.
  • Fig. 2 is a functional diagram that illustrates an integrating analog-to-digital converter, which forms part of the measurement system.
  • Fig. 3 is a signal diagram that illustrates a conversion cycle in the integrating analog-to-digital converter.
  • Fig. 4 is a flow chart that illustrates a series of steps, which are carried out in the conversion cycle.
  • Fig. 5 is a signal diagram that illustrates various signals and values occurring during the conversion cycle in the integrating analog-to-digital converter.
  • Fig. 1 illustrates a measurement system MSY that comprises a sensor SNS, an analog-to-digital converter ADC, a digital processor DPR, and a display device DPL.
  • the measurement system MSY further comprises a clock generator CKG and a user interface UIF.
  • the measurement system MSY may be, for example, an electronic compass.
  • the measurement system MSY basically operates as follows.
  • the sensor SNS provides a sensor signal VS that represents a physical quantity, such as, for example, the earth's magnetic field.
  • the sensor signal VS is amplitude continuous, which means that the sensor signal VS may have any value within a range of real values.
  • the analog-to-digital converter ADC converts the sensor signal VS into a sequence of digital values DV.
  • a digital value DV represents the value that the sensor signal VS has at a particular instant.
  • the sequence of digital values DV has a rate that depends on a clock signal CK that the clock generator CKG provides. The rate may be relatively low, such as, for example, 1000 digital values per second, which corresponds with a frequency of 1 kHz.
  • the digital processor DPR establishes a measurement result on the basis of one or more digital values DV that the analog-to-digital converter ADC provides.
  • the display device DPL displays the measurement result. To that end, the digital processor DPR applies a display driver signal DD to the display device DPL.
  • the digital processor DPR may be capable of establishing different types of measurement results. Moreover, a measurement result may be displayed in different fashions. A user may select a desired type of measurement result, as well as a desired display mode, by means of the user interface UIF.
  • Fig. 2 illustrates the analog-to-digital converter ADC, which comprises a capacitive integrator CI.
  • a signal current source SCS and a reference current source RCS are coupled to a capacitive integrator CI.
  • a reset switch RSW and a detector DET are also coupled to the capacitive integrator CI.
  • the analog-to-digital converter ADC further comprises a controller CTRL that includes a counter CNT that provides a count value CV.
  • the capacitive integrator CI typically comprises an integrating capacitance C int , which may be charged and discharged.
  • the capacitive integrator CI provides an output voltage that varies by charging and discharging the integrating capacitance C int .
  • the capacitive integrator CI may be implemented so that the integrating capacitance C int is coupled between an inverting input and an output of an operational amplifier, which also forms part of the capacitive integrator CI.
  • the output voltage may be obtained from the output of the operational amplifier.
  • the output voltage corresponds with a voltage across the integrating capacitance C int .
  • integration voltage VI The output voltage of the capacitive integrator CI will be referred to as integration voltage VI hereinafter.
  • the signal current source SCS applies a signal current I slg to the capacitive integrator CI when the signal current source SCS is in an active state, whereas the signal current source SCS does not provide any current in an idle state.
  • the signal current I slg typically has a value that is proportional to the value of the sensor signal VS. For example, let it be assumed that the sensor signal VS is in the form of a voltage. In that case, the signal current source SCS may be in the form of a transconductance stage, which converts the sensor signal VS into the signal current I slg .
  • the reference current source RCS applies a reference current I re f to the capacitive integrator CI when the reference current source RCS is in an active state, whereas the reference current source RCS does not provide any current in an idle state.
  • the reference current I re f has a fixed, predefined value. This fixed, predefined value is preferably equal to a maximum value that the signal current I slg may have.
  • the reset switch RSW does not affect the integration voltage VI when the reset switch RSW is an open state.
  • the detector DET provides a detection signal DS that indicates whether the integration voltage VI is above the aforementioned reference voltage V re f, or not. In case the integration voltage VI is equal to the reference voltage V re f, the integrating capacitance C int has been completely discharged. In case the integration voltage VI is below the reference voltage V re f, a residual negative charge is present on the integrating capacitance Cint.
  • the detection signal DS is in the form of a single bit, which is 1 in the aforementioned cases, and 0 otherwise. That is, 1 indicates a complete discharge.
  • the inverse may apply in an alternative implementation.
  • the controller CTRL may be implemented in the form of a suitably programmed processor, which is a software-based implementation.
  • the controller CTRL may also be implemented in the form of a dedicated logic circuit, which is a hardware-based implementation.
  • the controller CTRL may be a state machine, which comprises one or more flip-flop circuits.
  • a hybrid implementation may comprise a suitably programmed processor, which operates in conjunction with a dedicated logic circuit.
  • Fig. 3 illustrates an example of a conversion cycle CY on the basis of which the analog-to-digital converter ADC provides a digital value DV.
  • Fig. 3 is a time diagram that comprises a horizontal axis, which represents time, and a vertical axis, which represents the integration voltage VI.
  • the horizontal axis has a vertical position that corresponds with the reference voltage V re f.
  • the horizontal axis is divided into successive clock cycles CC of the clock signal CK.
  • the conversion cycle CY starts at instant to.
  • Instant ti marks one completed clock cycle after the start at instant to, instant t 2 marks two completed clock cycles, and so on.
  • the conversion cycle CY for the given value of the sensor signal VS is as follows.
  • the controller CTRL illustrated in Fig. 2 activates the signal current source SCS by means of the charge enable signal EC. Accordingly, the signal current I slg charges the integrating capacitance C int .
  • the integration voltage VI increases with a slope that is proportional to the value of the sensor signal VS.
  • the controller CTRL maintains the signal current source SCS in the active state during a time interval, which has a fixed, predefined length.
  • This time interval will be referred to as first charge period CPl hereinafter.
  • the first charge period CPl extends from to to t 12 . That is, the fixed, predefined length of the first charge period CPl is 12 clock cycles.
  • the integration voltage VI has a value that is proportional to the value of the sensor signal VS.
  • the controller CTRL deactivates the signal current source SCS and activates the reference current source RCS by means of the discharge enable signal ED.
  • the reference current I re f discharges the integrating capacitance C int .
  • the integration voltage VI decreases with a slope that is proportional to the fixed, predefined value of the reference current I re f. Since the integration voltage VI decreases as from instant t 12 , the integration voltage VI will become equal to the reference voltage V re f at a given instant. This given instant depends on two factors: (1) the value of the integration voltage VI at instant t 12 , which itself depends on the value of the sensor signal VS, and (2) the fixed-predefined value of reference current I re f. In the example illustrated in Fig. 3, the given instant when the integration voltage VI is equal to the reference voltage V re f, lies between instant t 16 and instant t 17 .
  • a time interval extends between the end of the first charge period CPl, which is instant t 12 , and the given instant when the integration voltage VI becomes equal to the reference voltage V re f.
  • This time interval which will be referred to as actual first discharge period hereinafter, has a length that is proportional to the value of the sensor signal VS. More specifically, the length of the actual first discharge period is equal to the fixed, predefined length of the first charge time interval, which is 12 clock cycles, multiplied by a ratio between the signal current I slg and the reference current I re f whose value is fixed and predefined.
  • the value of the sensor signal VS has effectively been converted into the time domain.
  • the detector DET detects that the integration voltage VI is no longer above the reference voltage V re f. As a result, the detection signal DS goes from 0 to 1.
  • a time interval extends between the end of the first charge period CPl, which is instant t 12 , and the instant when the detector DET detects that the integration voltage VI is no longer above the reference voltage V re f, which is instant t 17 .
  • This time interval will be referred to as measured first discharge period DPI hereinafter.
  • the measured first discharge period DPI is expressed as an integer number of clock cycles.
  • the measured first discharge period DPI is 5 clock cycles in this example.
  • the controller CTRL establishes the measured first discharge period DPI by means of the counter CNT illustrated in Fig. 2.
  • the measured first discharge period DPI is of approximation of the actual first discharge period in terms of number of clock cycles.
  • the actual first discharge period will generally be a non- integer number of clock cycles. Consequently, there is a rounding error, which is a fraction of a clock cycle. For example, referring to Fig. 3, let it be assumed that the actual first discharge period is equal to 4.47 clock periods.
  • the measured first discharge period DPI is a rounding off to the nearest, highest integer, which is 5.
  • the rounding error is equal to 0.53 clock periods.
  • the rounding error in the measured first discharge period DPI corresponds with a first residual value of the integration voltage VI with respect to the reference voltage V re f at instant t 17 .
  • This first residual value which has a negative sign, is due to the fact that the reference current I re f has continued to discharge the integrating capacitance C int after the integration voltage VI became equal to the reference voltage V re f. There has been a discharge overshoot, as it were.
  • the analog-to-digital converter ADC has completed a first conversion sub-cycle SCYl, which comprises the first charge period CPl and the measured first discharge period DPI as described hereinbefore.
  • the analog-to-digital converter ADC may provide a coarse digital value on the basis of the measured first discharge period DPI, which is 5 clock cycles long.
  • the signal current I slg has been measured to be equal to 5/12 times the reference current I re f. That is, the value of the sensor signal VS has been measured to be 5/12 the maximum value of the sensor signal VS.
  • the coarse digital value DV can be expressed as 5 on a scale of 12, 12 representing the maximum value of the sensor signal VS.
  • the conversion cycle CY illustrated in Fig. 3 comprises a second conversion sub-cycle SCY2, which extends from instant t 17 to instant 1 33 .
  • the second conversion sub- cycle SCY2 is similar to the first conversion sub-cycle SCYl, which has been described hereinbefore. That is, the second conversion sub-cycle SCY2 comprises a second charge period CP2 and a measured second discharge period DP2, which are similar to the first charge period CPl and the measured first discharge period DPI, respectively.
  • a difference between the first conversion sub-cycle SCYl and the second conversion sub-cycle SCY2 resides in the integration voltage VI, which has a different initial value.
  • the integration voltage VI is initially equal to the reference voltage V re f at instant to, which marks the start of the first conversion sub-cycle SCYl.
  • the integration voltage VI is equal to the first residual value, which corresponds with the rounding error in the first conversion sub- cycle SCYl. That is, the second conversion sub-cycle SCY2 takes into account the rounding error in the first conversion sub-cycle SCYl.
  • the second charge period CP2 has a fixed, predefined length of 12 clock cycles, similar to the first charge period CPl. Consequently, the second charge period CP2 extends from instant t 17 to instant t 2 c > .
  • the signal current I slg charges the integrating capacitance C int again.
  • the integration voltage VI increases again with a slope that is proportional to the value of the sensor signal VS. The slope is the same as in the first charge period CPl.
  • the integration voltage VI will have the value that is somewhat below the value at instant t 12 , which marks the end of the first charge period CPl. This is due to the first residual value of the integration voltage VI at the end of the first conversion sub-cycle SCYl.
  • the second measured discharge period DP2 begins at instant t 2 9, when the controller CTRL deactivates the signal current source SCS and activates the reference current source RCS by means of the charge enable signal EC and discharge enable signal ED, respectively.
  • the reference current I re f discharges the integrating capacitance C int .
  • the integration voltage VI decreases with a slope that is proportional to the fixed, predefined value of the reference current I re f. The slope is the same as in the first measured charge period. Since the integration voltage VI decreases as from instant t 2 9, the integration voltage VI will again become equal to the reference voltage V re f at a given instant.
  • This given instant depends on the value of the integration voltage VI at instant t 2 9, which itself depends on the value of the sensor signal VS and, in addition, on the first residual value that represents the rounding error in the first conversion sub-cycle SCYl.
  • the given instant further depends on the fixed-predefined value of reference current I re f. In the example illustrated in Fig. 3, the given instant when the integration voltage VI is equal to the reference voltage V re f, lies just before instant t33.
  • An actual second discharge period extends from the second charge period CP2, which is instant t 29 , and the given instant when the integration voltage VI becomes equal to the reference voltage V re f.
  • the actual second discharge period has a length depends on the value of the sensor signal VS and, in addition, the first residual value that represents the rounding error in the first conversion sub-cycle SCYl.
  • the rounding error which has a negative sign, effectively shortens the actual second discharge period with respect to the actual first discharge period. This is because the rounding error makes that the actual second discharge period begins with a lower integration voltage VI compared with the actual first discharge period.
  • the detector DET detects that the integration voltage VI is no longer above the reference voltage V re f. This marks the end of the measured second discharge period DP2.
  • the measured second discharge period DP2 is 4 clock cycles in this example.
  • the measured second discharge period DP2 is of approximation of the actual second discharge period in terms of number of clock cycles. Consequently, there will be a rounding error.
  • This rounding error in the measured second discharge period DP2 corresponds with a second residual value of the integration voltage VI with respect to the reference voltage V re f at instant t33. In the example illustrated in Fig. 3, the second residual value is small compared with the first residual value.
  • the conversion cycle CY is completed when the second conversion sub-cycle SCY2 has been carried out.
  • a longer conversion cycle may comprise a third conversion sub-cycle, as well as further conversion sub-cycles.
  • the controller CTRL establishes the digital value DV when the second conversion sub-cycle SCY2 has been completed.
  • the digital value DV corresponds with a total number of clock cycles that have occurred during the measured first discharge cycle and the measured second discharge cycle. This total number will be referred to as total discharge count hereinafter.
  • total discharge count In the example illustrated in Fig. 3, the measured first discharge cycle is 5 clock cycles long; the measured second discharge cycle is 4 clock cycles long. The total discharge count is therefore 9 in that case.
  • the total discharge count is a digital representation of the signal current I slg with respect to the reference current I ref .
  • the signal current I slg is equal to the reference current I re f.
  • This border case corresponds with the curve in broken lines illustrated in Fig. 3.
  • the actual first discharge period and the actual second discharge period will each be precisely 12 clock cycles long. Consequently, the total discharge count will be 24, which precisely represents the reference current I re f without any rounding error.
  • the total discharge count is proportional with the value of the reference current I re f. Consequently, in case the signal current I slg is 9/24 times the reference current I re f, the total discharge count will be 9, which is the case in the example illustrated in Fig. 3.
  • the digital value which corresponds with the total discharge count, is a digital representation of the value of the sensor signal VS. This is because the signal current I slg varies proportionately with the value of the sensor signal VS. Let it be assumed that the signal current I slg is equal to the reference current I ref when the value of the sensor signal VS has the maximum value. Let further be assumed that the total discharge count is 24 as in the example. In that case, the total discharge count represents the value of the sensor signal VS on a scale of 24, 24 representing the maximum value.
  • Fig. 4 illustrates a series of steps Sl-SlO, which the controller CTRL carries out in the conversion cycle CY illustrated in Fig. 3.
  • the controller CTRL may bring the reset switch RSW in the closed state when a previous conversion cycle has been completed, and maintain the reset switch RSW in the closed state until the conversion cycle of interest begins.
  • the controller CTRL keeps a current discharge count CDC in addition to the count value CV illustrated in Fig. 2.
  • the controller CTRL further keeps a sub-cycle count SCC.
  • step Sl which marks the beginning of the conversion cycle, the controller CTRL carries out initial operations.
  • the reset switch RSW remains in the open state until a last conversion sub-cycle has been completed.
  • step S2 which marks the beginning of a conversion sub-cycle, the controller CTRL increments the sub-cycle count by one unit (SCC t+1).
  • the predefined charge period value expresses the fixed length of the charge period in terms of number of clock cycles. In the example illustrated in Fig. 3, the predefined charge period value is 12.
  • step S3 In case the count value CV has not yet reached the predefined charge period value, the charge period has not yet been completed. In that case, the controller CTRL carries out step S3 anew. In case the count value CV is equal to the predefined charge period value, the charge period has been completed. In that case, the controller CTRL proceeds by carrying out step S5.
  • the total sub-cycle value corresponds with a number of conversion sub-cycles that are comprised within a conversion cycle. In the example illustrated in Fig. 3, the total sub-cycle value is 2.
  • the analog-to-digital converter has not yet carried out all the conversion sub-cycles that are comprised in the conversion cycle.
  • the controller CTRL carries out step S9 before carrying out a new conversion sub-cycle.
  • the controller CTRL proceeds by carrying out step
  • step SlO the controller CTRL provides the digital value DV on the basis of the current discharge count, which corresponds with the count value CV in the counter CNT
  • the current discharge count corresponds with the total number of clock cycles during which the reference current I re f has been applied to the capacitive integrator CI.
  • the current discharge count is a digital representation of the value of the sensor signal VS.
  • the digital value DV may be equal to the current discharge count. Alternatively, the digital value DV may be a scaled version of the current discharge count.
  • step SlO the controller CTRL ensures that the integration voltage VI is equal to the reference voltage V re f when a subsequent conversion cycle begins.
  • the controller CTRL does so by bringing the reset switch RSW in a closed state by means of the reset signal RS.
  • Fig. 5 illustrates various signals within the analog-to-digital converter illustrated in Fig. 2, which occur in the conversion cycle illustrated in Fig. 3.
  • Fig. 5 comprises a horizontal axis, which represents time.
  • Fig. 5 comprises six sections in the form of horizontal bars, which are superposed in a vertical direction. Each particular section represents a particular signal. Going in a vertical direction from top to bottom, the first section represents the clock signal CK. The second section represents the charge enable signal EC. The discharge enable signal ED is the inverse of the charge enable signal EC. The third section represents the integration voltage VI. The fourth section represents the detection signal DS. The fifth section represents the reset signal RS. The sixth section represents the current discharge count CDC.
  • the invention may be applied to advantage in any type of product or method that relates to analog-to-digital conversion by means of signal integration.
  • the measurement system MSY illustrated in Fig. 1 is merely an example.
  • the invention may equally be applied to advantage in, for example, a communication apparatus that is capable of receiving information via a network, such as, for example, the Internet.
  • the communication apparatus may be in the form of, for example, a personal computer, a set-top box, a cellular phone, or a personal digital assistant.
  • a conversion cycle may be subdivided in any number of conversion sub- cycles.
  • Fig. 3 illustrates an example in which the conversion cycle CY is subdivided in two conversion sub-cycles only, which is for the sake of simplicity.
  • a conversion cycle may comprise three or more sub-cycles.
  • the time interval of predefined length during which the signal-representing current is applied to the capacitance may comprise any number of clock cycles.
  • the aforementioned time interval is 12 clock cycles long.
  • the time interval can be 6 clock cycles long.
  • the conversion cycle CY illustrated in Fig. 3 can be subdivided in four conversion sub-cycles.
  • the time interval during which the signal-representing current is applied to the capacitance may comprise only two clock cycles. In that case, discharging the capacitance will either take one clock cycle or two clock cycles. That is, each conversion sub-cycle will produce a binary output in the form of either a single clock cycle count or a dual clock cycle count.
  • This scheme may conceptually be compared with a bit stream converter.
  • Fig. 2 illustrates an implementation, which comprises a single reference current.
  • a different implementation may comprise a set of reference currents of different magnitude.
  • a controller can account for a reference current of a particular magnitude by assigning a particular weighting factor to a number of clock cycles that have been counted while the reference current was applied to the capacitance.
  • an implementation that comprises a set of signal-representing currents of different magnitude.
  • Such an implementation will typically comprise a set of transconductance stages, each of which provides a particular signal-representing current whose magnitude is determined by a conversion gain of the transconductance stage concerned.
  • the controller can use weighting factors to account for different conversion gains.

Abstract

L'invention concerne un processeur de signal, selon lequel un convertisseur analogique-numérique intégrateur fournit une valeur numérique sur la base d'un cycle de conversion (CY) dans lequel un condensateur est chargé et déchargé au moyen d'un courant représentant un signal et d'au moins un courant de référence. Un contrôleur applique un nombre prédéfini de sous-cycles de conversion (SCY1, SCY2) à l'intérieur du cycle de conversion (CY). Un sous-cycle de conversion comprend un intervalle de temps de longueur prédéfinie (CP1) durant lequel le courant représentant un signal est appliqué au condensateur, ce qui provoque une variation de tension. Dans un intervalle de temps subséquent (DP1), un courant de référence est appliqué au condensateur de façon à sensiblement compenser la variation de tension.
PCT/IB2008/053056 2007-08-06 2008-07-30 Processeur de signal comprenant un convertisseur analogique-numérique intégrateur WO2009019632A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP07113838.2 2007-08-06
EP07113838 2007-08-06

Publications (1)

Publication Number Publication Date
WO2009019632A1 true WO2009019632A1 (fr) 2009-02-12

Family

ID=40040143

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2008/053056 WO2009019632A1 (fr) 2007-08-06 2008-07-30 Processeur de signal comprenant un convertisseur analogique-numérique intégrateur

Country Status (1)

Country Link
WO (1) WO2009019632A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014060631A1 (fr) * 2012-10-18 2014-04-24 Consejo Superior De Investigaciones Científicas (Csic) Convertisseur analogique/numérique de température haute précision à faible consommation d'énergie
CN111205359A (zh) * 2018-11-21 2020-05-29 厦门大学 一种拟穴青蟹抗菌肽Scyreprocin及其应用

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0142703A2 (fr) * 1983-10-24 1985-05-29 Intersil, Inc. Une méthode pour le détermination d'un voltage inconnu et convertisseur AN à double-rampe
US5128676A (en) * 1990-06-05 1992-07-07 Blh Electronics, Inc. Variable conversion rate analog-to-digital converter
USRE34899E (en) * 1989-02-24 1995-04-11 John Fluke Mfg. Co., Inc. Analog to digital conversion with charge balanced voltage to frequency converter having polarity responsive offset
US5448239A (en) * 1994-02-25 1995-09-05 Hewlett-Packard Company Analog-to-digital converter
US6002355A (en) * 1997-06-26 1999-12-14 Cirrus Logic, Inc. Synchronously pumped substrate analog-to-digital converter (ADC) system and methods
US7064694B1 (en) * 2005-04-27 2006-06-20 Texas Instruments Incorporated Multi-cycle, multi-slope analog to digital converter
US20070143059A1 (en) * 2005-12-21 2007-06-21 Atmel Germany Gmbh Measuring device for capacitive pressure measurement

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0142703A2 (fr) * 1983-10-24 1985-05-29 Intersil, Inc. Une méthode pour le détermination d'un voltage inconnu et convertisseur AN à double-rampe
USRE34899E (en) * 1989-02-24 1995-04-11 John Fluke Mfg. Co., Inc. Analog to digital conversion with charge balanced voltage to frequency converter having polarity responsive offset
US5128676A (en) * 1990-06-05 1992-07-07 Blh Electronics, Inc. Variable conversion rate analog-to-digital converter
US5448239A (en) * 1994-02-25 1995-09-05 Hewlett-Packard Company Analog-to-digital converter
US6002355A (en) * 1997-06-26 1999-12-14 Cirrus Logic, Inc. Synchronously pumped substrate analog-to-digital converter (ADC) system and methods
US7064694B1 (en) * 2005-04-27 2006-06-20 Texas Instruments Incorporated Multi-cycle, multi-slope analog to digital converter
US20070143059A1 (en) * 2005-12-21 2007-06-21 Atmel Germany Gmbh Measuring device for capacitive pressure measurement

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014060631A1 (fr) * 2012-10-18 2014-04-24 Consejo Superior De Investigaciones Científicas (Csic) Convertisseur analogique/numérique de température haute précision à faible consommation d'énergie
CN111205359A (zh) * 2018-11-21 2020-05-29 厦门大学 一种拟穴青蟹抗菌肽Scyreprocin及其应用
CN111205359B (zh) * 2018-11-21 2021-08-20 厦门大学 一种拟穴青蟹抗菌肽Scyreprocin及其应用
US11512120B2 (en) 2018-11-21 2022-11-29 Xiamen University Antimicrobial peptide Scyreprocin of Scylla paramamosain and method thereof

Similar Documents

Publication Publication Date Title
TWI505161B (zh) 觸控螢幕控制器傳送電荷以轉接電容為電壓之系統及方法
US8358142B2 (en) Methods and circuits for measuring mutual and self capacitance
US9529030B2 (en) Capacitance sensing circuits and methods
US7637658B2 (en) Systems and methods for PWM clocking in a temperature measurement circuit
US8344928B2 (en) Method and apparatus for capacitance sensing
US20110068810A1 (en) Sensing method and driving circuit of capacitive touch screen
US9639226B2 (en) Differential sigma-delta capacitance sensing devices and methods
JP6064500B2 (ja) Ａｄ変換回路、半導体装置及びａｄ変換方法
CN107615226B (zh) 积分电路及电容感测电路
US20120043972A1 (en) Method and circuit for reducing noise in a capacitive sensing device
US20150249457A1 (en) Double-integration type a/d converter
TW200919983A (en) Method and systems for calibrating RC apparatus
US7764126B2 (en) Clock generation circuit and clock generation control circuit
US10833654B2 (en) Oscillator circuit with comparator delay cancelation
EP0676867A2 (fr) Procédé et dispositif d'extension de la résolution d'un convertisseur analogique numérique du type sigma delta
WO2009019632A1 (fr) Processeur de signal comprenant un convertisseur analogique-numérique intégrateur
JP2009077172A (ja) アナログデジタル変換器及び撮像装置
JP2014207569A (ja) ランプ波生成回路
JP4856242B2 (ja) Ａｄ変換器
US10649732B2 (en) Processing circuitry
US6914471B2 (en) Method and apparatus for controlling a dual-slope integrator circuit to eliminate settling time effect
JP5527397B1 (ja) パルス生成器
TWI428609B (zh) 電流感測電路
JP2017118179A (ja) Ａ／ｄ変換装置
US20120139770A1 (en) Current sensing circuit

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08789490

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08789490

Country of ref document: EP

Kind code of ref document: A1