WO2009007335A3 - Anordnung von halbleiterchips in einem mehrlagigen bodenbelag - Google Patents

Anordnung von halbleiterchips in einem mehrlagigen bodenbelag Download PDF

Info

Publication number
WO2009007335A3
WO2009007335A3 PCT/EP2008/058747 EP2008058747W WO2009007335A3 WO 2009007335 A3 WO2009007335 A3 WO 2009007335A3 EP 2008058747 W EP2008058747 W EP 2008058747W WO 2009007335 A3 WO2009007335 A3 WO 2009007335A3
Authority
WO
WIPO (PCT)
Prior art keywords
arrangement
floor covering
chip
semiconductor chips
multilayer floor
Prior art date
Application number
PCT/EP2008/058747
Other languages
English (en)
French (fr)
Other versions
WO2009007335A2 (de
Inventor
Martin Meggle
Mario Wallmeyer
Original Assignee
Vorwerk Co Interholding
Martin Meggle
Mario Wallmeyer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vorwerk Co Interholding, Martin Meggle, Mario Wallmeyer filed Critical Vorwerk Co Interholding
Priority to EP08774821A priority Critical patent/EP2171698A2/de
Publication of WO2009007335A2 publication Critical patent/WO2009007335A2/de
Publication of WO2009007335A3 publication Critical patent/WO2009007335A3/de

Links

Classifications

    • G—PHYSICS
    • G08—SIGNALLING
    • G08B—SIGNALLING OR CALLING SYSTEMS; ORDER TELEGRAPHS; ALARM SYSTEMS
    • G08B13/00—Burglar, theft or intruder alarms
    • G08B13/02—Mechanical actuation
    • G08B13/10—Mechanical actuation by pressure on floors, floor coverings, stair treads, counters, or tills

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Floor Finish (AREA)
  • Switches That Are Operated By Magnetic Or Electric Fields (AREA)
  • Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)

Abstract

Die Erfindung betrifft eine Anordnung von mit Sensoren (7) verbundenen Chips (10) in einem mehrlagigen Bodenbelag. Um eine Anordnung der in Rede stehenden Art in herstellungstechnisch einfacher Weise weiter zu verbessern, wird vorgeschlagen, dass in einer ersten oberen Lage (1) in der Ebene distanzierte Leiterbahnen (4) ausgebildet sind zur Stromversorgung eines Chips (10), dass eine zweite mittlere Lage (2) vorgesehen ist, in der der Chip (10) angeordnet ist und dass eine dritte untere Lage (3) vorgesehen ist, welche ebenfalls leitend mit dem Chip (10) verbunden ist, wobei in den flächenmäßigen Zwischenräumen zwischen den Chips (10) Sensoren (7) angeordnet sind.
PCT/EP2008/058747 2007-07-10 2008-07-07 Anordnung von halbleiterchips in einem mehrlagigen bodenbelag WO2009007335A2 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP08774821A EP2171698A2 (de) 2007-07-10 2008-07-07 Anordnung von halbleiterchips in einem mehrlagigen bodenbelag

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102007031964.0 2007-07-10
DE200710031964 DE102007031964A1 (de) 2007-07-10 2007-07-10 Anordnung in einem mehrlagigen Bodenbelag

Publications (2)

Publication Number Publication Date
WO2009007335A2 WO2009007335A2 (de) 2009-01-15
WO2009007335A3 true WO2009007335A3 (de) 2009-04-09

Family

ID=40090151

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2008/058747 WO2009007335A2 (de) 2007-07-10 2008-07-07 Anordnung von halbleiterchips in einem mehrlagigen bodenbelag

Country Status (3)

Country Link
EP (1) EP2171698A2 (de)
DE (1) DE102007031964A1 (de)
WO (1) WO2009007335A2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3230535A1 (de) * 2014-12-11 2017-10-18 Tarkett GDL Mehrlagiger bodenbelag mit folienartigem sensor
GB201621094D0 (en) * 2016-12-12 2017-01-25 Altro Ltd Improvements in or relating to floor coverings
CN112890688A (zh) * 2021-01-15 2021-06-04 林亚平 一种基于人工智能的扫地机器人

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1990010920A1 (en) * 1989-03-11 1990-09-20 Herbert Valdemar Lewin Monitoring system and apparatus
US5127486A (en) * 1990-11-23 1992-07-07 Eaton-Kenway, Inc. System for sensing arrival of an automatic guided vehicle at a wire
US20060065060A1 (en) * 2004-09-28 2006-03-30 Pentax Corporation Pressure detecting mat and antidecubitus system provided with the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1990010920A1 (en) * 1989-03-11 1990-09-20 Herbert Valdemar Lewin Monitoring system and apparatus
US5127486A (en) * 1990-11-23 1992-07-07 Eaton-Kenway, Inc. System for sensing arrival of an automatic guided vehicle at a wire
US20060065060A1 (en) * 2004-09-28 2006-03-30 Pentax Corporation Pressure detecting mat and antidecubitus system provided with the same

Also Published As

Publication number Publication date
DE102007031964A1 (de) 2009-01-15
WO2009007335A2 (de) 2009-01-15
EP2171698A2 (de) 2010-04-07

Similar Documents

Publication Publication Date Title
WO2010104610A8 (en) Stacked microelectronic assembly with microelectronic elements having vias extending through bond pads
TW200705624A (en) Laminated semiconductor package
WO2011056309A3 (en) Microelectronic package and method of manufacturing same
TW200737536A (en) Bendable solid state planar light source, a flexible substrate therefor, and a manufacturing method therewith
WO2010116694A3 (en) Method of manufacturing semiconductor device
TW200721399A (en) Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device
WO2010104744A3 (en) Electronic devices formed of two or more substrates bonded together, electronic systems comprising electronic devices and methods of making electronic devices
WO2009057654A1 (ja) 部品内蔵配線板、部品内蔵配線板の製造方法
WO2007101251A3 (en) Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
JP2011171739A5 (de)
WO2007030294A3 (en) Method for forming integrated circuit utilizing dual semiconductors
TW200737380A (en) Multilayer interconnection substrate, semiconductor device, and solder resist
TW200802767A (en) A flip-chip package structure with stiffener
TW200605242A (en) Wafer-level chip scale packaging method
WO2009048154A1 (ja) 半導体装置及びその設計方法
WO2011162488A3 (ko) 적층형 반도체 패키지
WO2012048137A3 (en) Flexible circuits and methods for making the same
JP2014022618A5 (de)
WO2008152774A1 (ja) メモリカードおよびその製造方法
TW200744180A (en) Stack structure of circuit board having embedded with semiconductor component
WO2011142582A3 (ko) 적층형 반도체 패키지
JP2011071315A5 (de)
TW200727499A (en) Multi-chip build-up package of an optoelectronic chip and method for fabricating the same
JP2012015504A5 (de)
MY147728A (en) Process for manufacturing circuit board

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08774821

Country of ref document: EP

Kind code of ref document: A2

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2008774821

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE