WO2008126239A1 - 半導体集積回路及びクロック制御方法 - Google Patents

半導体集積回路及びクロック制御方法 Download PDF

Info

Publication number
WO2008126239A1
WO2008126239A1 PCT/JP2007/057056 JP2007057056W WO2008126239A1 WO 2008126239 A1 WO2008126239 A1 WO 2008126239A1 JP 2007057056 W JP2007057056 W JP 2007057056W WO 2008126239 A1 WO2008126239 A1 WO 2008126239A1
Authority
WO
WIPO (PCT)
Prior art keywords
clocks
external
oscillation circuit
integrated circuit
control method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2007/057056
Other languages
English (en)
French (fr)
Inventor
Norihiko Miki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Fujitsu Electronics Inc
Original Assignee
Fujitsu Semiconductor Ltd
Fujitsu Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Semiconductor Ltd, Fujitsu Electronics Inc filed Critical Fujitsu Semiconductor Ltd
Priority to PCT/JP2007/057056 priority Critical patent/WO2008126239A1/ja
Publication of WO2008126239A1 publication Critical patent/WO2008126239A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3237Power saving characterised by the action undertaken by disabling clock generation or distribution
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Oscillators With Electromechanical Resonators (AREA)

Abstract

 消費電力を抑える。  外部発振回路の生成する外部クロック(11)は、低速RC発振回路(13)の生成する低速RCクロックによって動作する外部クロック監視部(14)によって監視される。制御回路(16)は、外部クロック監視部(14)によって外部クロック(11)の入力が確認されるときは、動作クロック選択部(15)に指示して外部クロック(11)を選択させる。これにより、外部クロック(11)が動作クロックとして用いられる。外部クロック監視部(14)によって、外部クロック(11)の入力が停止したことが検出されると、RC発振回路(12)は、動作を開始し、制御回路(16)は、動作クロック選択部(15)に指示してRC発振回路(12)の出力を選択させる。これにより、動作クロックが、RC発振回路(12)の生成するRCクロックに切り替わる。
PCT/JP2007/057056 2007-03-30 2007-03-30 半導体集積回路及びクロック制御方法 Ceased WO2008126239A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/057056 WO2008126239A1 (ja) 2007-03-30 2007-03-30 半導体集積回路及びクロック制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/057056 WO2008126239A1 (ja) 2007-03-30 2007-03-30 半導体集積回路及びクロック制御方法

Publications (1)

Publication Number Publication Date
WO2008126239A1 true WO2008126239A1 (ja) 2008-10-23

Family

ID=39863420

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/057056 Ceased WO2008126239A1 (ja) 2007-03-30 2007-03-30 半導体集積回路及びクロック制御方法

Country Status (1)

Country Link
WO (1) WO2008126239A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020071604A (ja) * 2018-10-30 2020-05-07 株式会社日立製作所 クロック生成回路、半導体集積回路、及び、同半導体集積回路を備えた装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0370314A (ja) * 1989-08-10 1991-03-26 Fujitsu Ltd クロック断検出回路
JPH04365110A (ja) * 1991-06-13 1992-12-17 Nec Corp クロック停止回路

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0370314A (ja) * 1989-08-10 1991-03-26 Fujitsu Ltd クロック断検出回路
JPH04365110A (ja) * 1991-06-13 1992-12-17 Nec Corp クロック停止回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020071604A (ja) * 2018-10-30 2020-05-07 株式会社日立製作所 クロック生成回路、半導体集積回路、及び、同半導体集積回路を備えた装置
JP7173833B2 (ja) 2018-10-30 2022-11-16 株式会社日立製作所 半導体集積回路、及び、同半導体集積回路を備えた装置

Similar Documents

Publication Publication Date Title
WO2005106625A3 (en) Selecting input/output devices to control power consumption of a computer system
EP1946444A4 (en) ENERGY CONVERSION REGULATOR WITH POWER RAISE REACTION LOOP
WO2008083093A3 (en) Detecting wake-up events for a chip based on an i/o power supply
EP1941596A4 (en) RUNNING CIRCUIT WITH A SLEEP MODE WITH LOW POWER CONSUMPTION
GB0806138D0 (en) Crystal oscillator clock circuits
WO2009057289A1 (ja) スペクトラム拡散クロック発生装置
WO2012173707A3 (en) Methods and apparatus for constant power/current control for switch-mode power converters
TW200742019A (en) IC with on-die power-gating circuit
WO2010033446A3 (en) Processor power consumption control and voltage drop via micro-architectural bandwidth throttling
TW200627213A (en) Integrated circuit selective scaling
WO2012171788A3 (de) Schaltnetzteil, betriebsverfahren und verwendung eines schaltnetzteils in einem computer
WO2009075102A1 (ja) クロック制御装置、クロック制御方法、クロック制御プログラム及び集積回路
TW200705780A (en) Switching power supply control with phase shift
WO2010104556A3 (en) Power latch
JP2011060876A5 (ja) 半導体装置
WO2006102453A3 (en) Automatically switching power supply sources for a clock circuit
TW200700031A (en) Button fastening device with circuit actuating capability
WO2008050285A3 (en) Integrated circuit with synchronous and non-clocked intelligent logic having a microcontroller unit and method of operation therefor
EP1955333A4 (en) INTEGRATED SEMICONDUCTOR CIRCUIT WITH LOW POWER CONSUMPTION WITH SELF-REFRESHING
WO2009038588A8 (en) Signal generator with adjustable phase
WO2007117480A3 (en) Power supply particularly for a meter-bus
WO2009085549A3 (en) Self-configurable multi-regulator asic core power delivery
WO2008126239A1 (ja) 半導体集積回路及びクロック制御方法
TW200705149A (en) Method of forming an in-rush limiter and structure therefor
TW200721420A (en) Semiconductor structure, integrated circuit and method for rerouting integrated circuit

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07740492

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07740492

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP