WO2008117385A1 - 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法 - Google Patents

電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法 Download PDF

Info

Publication number
WO2008117385A1
WO2008117385A1 PCT/JP2007/056080 JP2007056080W WO2008117385A1 WO 2008117385 A1 WO2008117385 A1 WO 2008117385A1 JP 2007056080 W JP2007056080 W JP 2007056080W WO 2008117385 A1 WO2008117385 A1 WO 2008117385A1
Authority
WO
WIPO (PCT)
Prior art keywords
electronic device
base
circuit chip
conductor pattern
article
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2007/056080
Other languages
English (en)
French (fr)
Inventor
Hiroshi Kobayashi
Kenji Kobae
Shuichi Takeuchi
Hidehiko Kira
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to PCT/JP2007/056080 priority Critical patent/WO2008117385A1/ja
Publication of WO2008117385A1 publication Critical patent/WO2008117385A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/0772Physical layout of the record carrier
    • G06K19/07728Physical layout of the record carrier the record carrier comprising means for protection against impact or bending, e.g. protective shells or stress-absorbing layers around the integrated circuit
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/121Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by multiple encapsulations, e.g. by a thin protective coating and a thick encapsulation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/40Fillings or auxiliary members in containers, e.g. centering rings
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

 本発明は、回路チップへの曲げ応力が低減され、かつ、導体パターンの断線も回避された電子装置等を提供することを目的とし、ベース11と、ベース上に配線された導体パターン12と、導体パターン12に電気的に接続された回路チップ13と、ベース11上に回路チップ13を囲んで配置された、環状の外形を有する、ベース11側の形状は導体パターン12との接触を避けて跨いだ形状となっている補強体16と、補強体16の内側を埋めて回路チップ13上部を覆い、回路チップ13をベース11上で封止した封止体15aとを備えた。
PCT/JP2007/056080 2007-03-23 2007-03-23 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法 Ceased WO2008117385A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/056080 WO2008117385A1 (ja) 2007-03-23 2007-03-23 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/056080 WO2008117385A1 (ja) 2007-03-23 2007-03-23 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法

Publications (1)

Publication Number Publication Date
WO2008117385A1 true WO2008117385A1 (ja) 2008-10-02

Family

ID=39788129

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/056080 Ceased WO2008117385A1 (ja) 2007-03-23 2007-03-23 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法

Country Status (1)

Country Link
WO (1) WO2008117385A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013206122A (ja) * 2012-03-28 2013-10-07 Toppan Printing Co Ltd Icモジュールとこれを搭載したicカード
JPWO2013145532A1 (ja) * 2012-03-28 2015-12-10 パナソニックIpマネジメント株式会社 樹脂パッケージ
WO2018033720A1 (en) * 2016-08-19 2018-02-22 Jook Ltd A tag for an item of apparel

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001034727A (ja) * 1999-07-22 2001-02-09 Toppan Printing Co Ltd 非接触icカード及びその製造方法
JP2003058853A (ja) * 2001-08-17 2003-02-28 Toppan Forms Co Ltd 非接触型icカード及びその製造方法
JP2003288568A (ja) * 2002-03-27 2003-10-10 Toppan Forms Co Ltd 非接触型icラベル

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001034727A (ja) * 1999-07-22 2001-02-09 Toppan Printing Co Ltd 非接触icカード及びその製造方法
JP2003058853A (ja) * 2001-08-17 2003-02-28 Toppan Forms Co Ltd 非接触型icカード及びその製造方法
JP2003288568A (ja) * 2002-03-27 2003-10-10 Toppan Forms Co Ltd 非接触型icラベル

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013206122A (ja) * 2012-03-28 2013-10-07 Toppan Printing Co Ltd Icモジュールとこれを搭載したicカード
JPWO2013145532A1 (ja) * 2012-03-28 2015-12-10 パナソニックIpマネジメント株式会社 樹脂パッケージ
WO2018033720A1 (en) * 2016-08-19 2018-02-22 Jook Ltd A tag for an item of apparel

Similar Documents

Publication Publication Date Title
WO2008117383A1 (ja) 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法
WO2011056309A3 (en) Microelectronic package and method of manufacturing same
WO2009071595A3 (fr) Dispositif a circuit integre et n/mems encapsule et procede de realisation
EP2448028A3 (en) Light emitting apparatus and production method thereof
WO2008042930A3 (en) Pin array no lead package and assembly method thereof
WO2004093164A3 (en) Layered microelectronic contact and method for fabricating same
WO2008103794A3 (en) Conductive pattern formation method
PL1868243T3 (pl) Półprzewodnikowy moduł mocy z wzajemnie elektrycznie izolowanymi elementami przyłączeniowymi
EP1871153A3 (en) Wiring substrate and manufacturing method thereof, and semiconductor apparatus
WO2010045594A3 (en) Flexible circuit assemblies without solder and methods for their manufacture
WO2008057739A3 (en) Multi-component package with both top and bottom side connection pads for three-dimensional packaging
TW200644187A (en) Semiconductor device and method for manufacturing semiconductor device
MX2009012573A (es) Metodo para producir un dispositivo que comprende una antena transpondedora conectada a adaptadores de contacto y dispositivo que se obtiene.
WO2008117382A1 (ja) 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法
TW200735301A (en) Integrated circuit package system with die on base package
TW200725880A (en) Semiconductor piezoresistive sensor and operation method thereof
TW200729447A (en) Reversible-multiple footprint package and method of manufacturing
WO2011088384A3 (en) Solder pillars in flip chip assembly and manufacturing method thereof
WO2008087851A1 (ja) フレキシブル基板及び半導体装置
WO2006094025A3 (en) Fabricated adhesive microstructures for making an electrical connection
WO2009043670A3 (de) Elektronische schaltung aus teilschaltungen und verfahren zu deren herstellung
WO2008114418A1 (ja) 半導体装置及びその製造方法
SG114716A1 (en) Method and device for electrolytically increasing the thickness of an electrically conductive pattern on a dielectric substrate, as well as a dielectric substrate
WO2008117385A1 (ja) 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法
WO2008114434A1 (ja) 実装基板及びその製造方法と半導体装置及びその製造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07739521

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07739521

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP