WO2008114202A3 - Method for operating a data processing device, a data processing device and a data processing system - Google Patents

Method for operating a data processing device, a data processing device and a data processing system Download PDF

Info

Publication number
WO2008114202A3
WO2008114202A3 PCT/IB2008/050997 IB2008050997W WO2008114202A3 WO 2008114202 A3 WO2008114202 A3 WO 2008114202A3 IB 2008050997 W IB2008050997 W IB 2008050997W WO 2008114202 A3 WO2008114202 A3 WO 2008114202A3
Authority
WO
WIPO (PCT)
Prior art keywords
data processing
processing device
crystal oscillator
oscillator device
clock signal
Prior art date
Application number
PCT/IB2008/050997
Other languages
French (fr)
Other versions
WO2008114202A2 (en
Inventor
Ivon F Helwegen
Hendricus R M Verberne
Edwin G J M Bongers
Original Assignee
Koninkl Philips Electronics Nv
Ivon F Helwegen
Hendricus R M Verberne
Edwin G J M Bongers
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Ivon F Helwegen, Hendricus R M Verberne, Edwin G J M Bongers filed Critical Koninkl Philips Electronics Nv
Publication of WO2008114202A2 publication Critical patent/WO2008114202A2/en
Publication of WO2008114202A3 publication Critical patent/WO2008114202A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Abstract

In order to reduce a power consumption of a data processing device (10) for use in a networked data processing system (1), a crystal oscillator device (16) and corresponding clock signal generator circuit (14) are switched off, when the data processing device is idle. However, restart of the crystal oscillator device results in a relatively long start-up period, during which relatively much energy is consumed. In accordance with the present invention, an unstable oscillation signal generated by the crystal oscillator device during start-up is low-pass filtered (32) and converted to a block-shaped wave signal (34), thereby obtaining a suitable clock signal (36) in particular for performing non-time-critical data operations.
PCT/IB2008/050997 2007-03-22 2008-03-17 Method for operating a data processing device, a data processing device and a data processing system WO2008114202A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP07104674 2007-03-22
EP07104674.2 2007-03-22

Publications (2)

Publication Number Publication Date
WO2008114202A2 WO2008114202A2 (en) 2008-09-25
WO2008114202A3 true WO2008114202A3 (en) 2009-02-19

Family

ID=39766569

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2008/050997 WO2008114202A2 (en) 2007-03-22 2008-03-17 Method for operating a data processing device, a data processing device and a data processing system

Country Status (1)

Country Link
WO (1) WO2008114202A2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5034624A (en) * 1989-05-31 1991-07-23 Texas Instruments Incorporated Apparatus and method for assuring stable clock generator during oscillator start-up
WO1996037960A2 (en) * 1995-05-26 1996-11-28 National Semiconductor Corporation Configurable power management scheme
US20050068083A1 (en) * 2003-09-26 2005-03-31 Renesas Technology Corp Clock input circuit of microcomputer that can remove noise at high accuracy

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5034624A (en) * 1989-05-31 1991-07-23 Texas Instruments Incorporated Apparatus and method for assuring stable clock generator during oscillator start-up
WO1996037960A2 (en) * 1995-05-26 1996-11-28 National Semiconductor Corporation Configurable power management scheme
US20050068083A1 (en) * 2003-09-26 2005-03-31 Renesas Technology Corp Clock input circuit of microcomputer that can remove noise at high accuracy

Also Published As

Publication number Publication date
WO2008114202A2 (en) 2008-09-25

Similar Documents

Publication Publication Date Title
WO2006127888A3 (en) Data retention device for power-down applications and method
KR101412676B1 (en) Control of sleep modes in a wireless transceiver
TW200515130A (en) Electric saving circuitry and method of an electronic device
NO20063226L (en) Precise hibernation watch that uses low cost and low precision watch
JP2011248896A5 (en)
WO2011034351A3 (en) Apparatus and method for reducing power consumption in portable terminal
RU2008118473A (en) SYSTEM AND METHOD FOR POWER SUPPLY ON LOAD
DE602007011925D1 (en) GENERATION OF DRIVER SIGNALS FOR A SYNCHRONOUS EQUILIBRIUM CIRCUIT OF A LOCKING TRANSFORMER
WO2008027920A3 (en) Power supply capable of receiving digital communications from electronic devices
WO2011010146A3 (en) Real-time clock
GB2491507A (en) Digital frequency locked loop
CN101387896B (en) Method and device for implementing system-on-chip wake and sleep function in SOC
RU2016119262A (en) METHODS AND DEVICES OF ENERGY SAVING FOR MULTI-MODE TERMINAL
WO2008027792A3 (en) Power line communication device and method with frequency shifted modem
GB2462239A (en) Techniques for integrated circuit clock management
WO2009038588A8 (en) Signal generator with adjustable phase
CN108345376B (en) Low-power chip awakening method and device and low-power chip
GB2519274A (en) Power savings apparatus and method for memory device using delay locked loop
TW200708926A (en) Power management method of north bridge
WO2008114202A3 (en) Method for operating a data processing device, a data processing device and a data processing system
JPH10301661A (en) Clock supplying device
TW200627122A (en) Threshold current modifying device and method thereof
TWI608697B (en) Waveform generation
TW200727108A (en) Controlling circuit for over-clocking
JP2006201868A (en) Controller for electronic equipment and return control method from power saving mode

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08719732

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08719732

Country of ref document: EP

Kind code of ref document: A2