WO2008111171A1 - クロック冗長装置 - Google Patents

クロック冗長装置 Download PDF

Info

Publication number
WO2008111171A1
WO2008111171A1 PCT/JP2007/054947 JP2007054947W WO2008111171A1 WO 2008111171 A1 WO2008111171 A1 WO 2008111171A1 JP 2007054947 W JP2007054947 W JP 2007054947W WO 2008111171 A1 WO2008111171 A1 WO 2008111171A1
Authority
WO
WIPO (PCT)
Prior art keywords
clock
phase
unit
redundancy device
clock redundancy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2007/054947
Other languages
English (en)
French (fr)
Inventor
Tatsuya Oku
Masato Hashizume
Hiroshi Nishida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to PCT/JP2007/054947 priority Critical patent/WO2008111171A1/ja
Publication of WO2008111171A1 publication Critical patent/WO2008111171A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

　入力クロックから冗長化されたクロックの位相をより正確に同期させるため、第１のユニットが、入力クロックを第１及び第２のクロックに分岐し、第２のユニットが、該第２のクロックを、該第１のユニットの影響を遮断するための第１の素子を経由して送出する。この際、該第１のユニットを構成する位相調整回路が、該第１のクロックの位相を、該第１の素子と同一の動作特性を有する第２の素子を通過する該第２のクロックの位相に合わせる。
PCT/JP2007/054947 2007-03-13 2007-03-13 クロック冗長装置 Ceased WO2008111171A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/054947 WO2008111171A1 (ja) 2007-03-13 2007-03-13 クロック冗長装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/054947 WO2008111171A1 (ja) 2007-03-13 2007-03-13 クロック冗長装置

Publications (1)

Publication Number Publication Date
WO2008111171A1 true WO2008111171A1 (ja) 2008-09-18

Family

ID=39759122

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/054947 Ceased WO2008111171A1 (ja) 2007-03-13 2007-03-13 クロック冗長装置

Country Status (1)

Country Link
WO (1) WO2008111171A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010206354A (ja) * 2009-03-02 2010-09-16 Furuno Electric Co Ltd 基準周波数発生装置及び基準周波数発生システム
JP2010206355A (ja) * 2009-03-02 2010-09-16 Furuno Electric Co Ltd 基準周波数発生システム及び基準周波数発生装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09214476A (ja) * 1996-01-31 1997-08-15 Nippon Telegr & Teleph Corp <Ntt> 半導体集積回路
JP2002135234A (ja) * 2000-10-20 2002-05-10 Mitsubishi Electric Corp スキュー調整回路

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09214476A (ja) * 1996-01-31 1997-08-15 Nippon Telegr & Teleph Corp <Ntt> 半導体集積回路
JP2002135234A (ja) * 2000-10-20 2002-05-10 Mitsubishi Electric Corp スキュー調整回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010206354A (ja) * 2009-03-02 2010-09-16 Furuno Electric Co Ltd 基準周波数発生装置及び基準周波数発生システム
JP2010206355A (ja) * 2009-03-02 2010-09-16 Furuno Electric Co Ltd 基準周波数発生システム及び基準周波数発生装置

Similar Documents

Publication Publication Date Title
WO2009023426A3 (en) Input and output power modules configured to provide selective power to an uninterruptible power supply
WO2008027066A3 (en) Clock and data recovery
PL2158592T3 (pl) Generowanie sygnału zegarowego i sterującego dla urządzeń pamięci o wysokiej wydajności
WO2011069655A8 (de) Line replaceable unit für ein luftfahrzeug
WO2008024680A3 (en) Circuits to delay a signal from ddr-sdram memory device including an automatic phase error correction
WO2011028385A3 (en) Method, structure, and design structure for a through-silicon-via wilkinson power divider
WO2012037536A3 (en) Packaging to reduce stress on microelectromechanical systems
WO2009034917A1 (ja) ジッタ抑圧回路及びジッタ抑圧方法
WO2008114446A1 (ja) クロック信号選択回路
TW200702750A (en) Polarizing beam splitter assembly having reduced stress
WO2008146517A1 (ja) 加入者宅側光回線終端装置及び光伝送システム
TWI368902B (en) Clock generation circuit, recording device and clock generation method
GB2453057A (en) Digitally controlled ring oscillator
GB2464041A (en) Clock shifting and prioritization system and method
TWI340545B (en) Methods, circuits, and systems for generating delayed high-frequency clock signals used in spread-spectrum clocking
WO2013015853A3 (en) Shift register with two-phase non-overlapping clocks
WO2008024659A3 (en) Circuits to delay a signal from a memory device
WO2011074869A3 (ko) 통신 시스템에서 클럭 동기화 방법
WO2008111171A1 (ja) クロック冗長装置
ATE470936T1 (de) Digitaler datenpuffer
WO2009038588A8 (en) Signal generator with adjustable phase
GB2410846B (en) Redundant input power system
GB2461214A (en) Symbiotic storage devices
WO2007112391A3 (en) Timer system and method
WO2011046643A3 (en) Programmable varactor and methods of operation thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07738419

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07738419

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP