WO2008041974A3 - Unité de microcontrôleur (mcu) avec mode de suspension - Google Patents
Unité de microcontrôleur (mcu) avec mode de suspension Download PDFInfo
- Publication number
- WO2008041974A3 WO2008041974A3 PCT/US2006/038301 US2006038301W WO2008041974A3 WO 2008041974 A3 WO2008041974 A3 WO 2008041974A3 US 2006038301 W US2006038301 W US 2006038301W WO 2008041974 A3 WO2008041974 A3 WO 2008041974A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- clock signal
- microcontroller unit
- external clock
- circuitry
- suspend mode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3243—Power saving in microcontroller unit
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
Abstract
L'invention concerne une unité de microcontrôleur ayant un mode de fonctionnement de suspension comprenant un circuit de traitement pour recevoir des informations numériques et traiter lesdites informations numériques reçues. Un circuit de temporisation génère des signaux de temporisation vers le circuit de traitement en réponse à des signaux reçus depuis un circuit d'horloge générant à la fois un signal d'horloge interne et un signal d'horloge externe. L'invention concerne également un circuit pour commander l'application sélective d'un signal d'horloge externe synchronisé et du signal d'horloge externe au circuit de temporisation. Le circuit applique le signal d'horloge externe synchronisé au circuit de temporisation dans au moins un mode de fonctionnement actif de l'unité de microcontrôleur en réponse à au moins un premier signal de commande et applique le signal d'horloge externe au circuit de temporisation dans au moins un mode de fonctionnement de suspension de l'unité de microcontrôleur en réponse à au moins un signal de commande de suspension.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2006/038301 WO2008041974A2 (fr) | 2006-10-02 | 2006-10-02 | Unité de microcontrôleur (mcu) avec mode de suspension |
US11/694,619 US7536570B2 (en) | 2006-10-02 | 2007-03-30 | Microcontroller unit (MCU) with suspend mode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2006/038301 WO2008041974A2 (fr) | 2006-10-02 | 2006-10-02 | Unité de microcontrôleur (mcu) avec mode de suspension |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2008041974A2 WO2008041974A2 (fr) | 2008-04-10 |
WO2008041974A3 true WO2008041974A3 (fr) | 2009-04-30 |
Family
ID=39268925
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/038301 WO2008041974A2 (fr) | 2006-10-02 | 2006-10-02 | Unité de microcontrôleur (mcu) avec mode de suspension |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2008041974A2 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105391431A (zh) * | 2014-08-29 | 2016-03-09 | 特克特朗尼克公司 | 用于多个任意波形发生器的同步 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6687843B2 (en) * | 1999-11-30 | 2004-02-03 | Hyundai Electronics Industries Co., Ltd. | Rambus DRAM with clock control circuitry that reduces power consumption |
US7057967B2 (en) * | 2001-12-26 | 2006-06-06 | Brian Johnson | Multi-mode synchronous memory device and methods of operating and testing same |
US7194644B2 (en) * | 2003-02-06 | 2007-03-20 | Stmicroelectronics S.A. | System and method for operating a microprocessor in a low power mode by providing a wakeup clock to the microprocessor |
-
2006
- 2006-10-02 WO PCT/US2006/038301 patent/WO2008041974A2/fr active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6687843B2 (en) * | 1999-11-30 | 2004-02-03 | Hyundai Electronics Industries Co., Ltd. | Rambus DRAM with clock control circuitry that reduces power consumption |
US7057967B2 (en) * | 2001-12-26 | 2006-06-06 | Brian Johnson | Multi-mode synchronous memory device and methods of operating and testing same |
US7194644B2 (en) * | 2003-02-06 | 2007-03-20 | Stmicroelectronics S.A. | System and method for operating a microprocessor in a low power mode by providing a wakeup clock to the microprocessor |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105391431A (zh) * | 2014-08-29 | 2016-03-09 | 特克特朗尼克公司 | 用于多个任意波形发生器的同步 |
Also Published As
Publication number | Publication date |
---|---|
WO2008041974A2 (fr) | 2008-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2009055103A3 (fr) | Signalisation synchrone à source de faible puissance | |
WO2008079910A3 (fr) | Acquisition et traçage d'échantillonnage | |
EP1895489A3 (fr) | Dispositif universel de commande de signaux pour un panneau d'affichage plat | |
TW200739581A (en) | Delay locked operation in semiconductor memory device | |
TW200723223A (en) | Techniques to switch between video display modes | |
WO2006031697A3 (fr) | Systemes memoire ayant des retards variables pour des signaux de donnees d'ecriture | |
WO2007011439A3 (fr) | Interface commandee par processeur | |
WO2008027066A3 (fr) | Récupération de données et de fréquence d'horloge | |
WO2010117618A3 (fr) | Signalisation d'un débogage dans un système de traitement de données d'un processeur multiple | |
WO2007038033A3 (fr) | Procede et dispositif permettant la detection d'une transition de synchronisation tardive | |
TW200637147A (en) | Data latch circuit of semiconductor device | |
WO2005119693A3 (fr) | Commande prete/active configurable | |
TW200735114A (en) | Shift register circuit and display drive device | |
TW200735011A (en) | Display system capable of automatic de-skewing and method of driving the same | |
TW200641758A (en) | Driving method for display device | |
WO2008114446A1 (fr) | Circuit de sélection de signal d'horloge | |
WO2009140037A3 (fr) | Gestion thermique d’unité de traitement graphique | |
WO2005041142A3 (fr) | Systeme de localisation permettant d'attribuer un premier signal a un second signal | |
BRPI0712764A8 (pt) | circuito multiplexador de sinal de relógio isento de glitch e método de operação | |
WO2008094968A3 (fr) | Circuit d'horloge pour contrôleur de mémoire ddr- dram synchrone | |
WO2007053414A3 (fr) | Méthode et appareil d’ajustement de signaux d’horloge synchrone | |
WO2008027645A3 (fr) | Systeme a double debit de donnees | |
TW200725213A (en) | Clock switching circuit | |
WO2007099579A9 (fr) | Macro de ram et circuit de generation de minutage pour celle-ci | |
WO2008013817A3 (fr) | Circuit de décalage de niveau amélioré comprenant un seul commutateur de décalage de niveau |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 06815942 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06815942 Country of ref document: EP Kind code of ref document: A2 |