WO2007005819A1 - System and method to optimize os context switching by instruction group trapping - Google Patents

System and method to optimize os context switching by instruction group trapping Download PDF

Info

Publication number
WO2007005819A1
WO2007005819A1 PCT/US2006/025960 US2006025960W WO2007005819A1 WO 2007005819 A1 WO2007005819 A1 WO 2007005819A1 US 2006025960 W US2006025960 W US 2006025960W WO 2007005819 A1 WO2007005819 A1 WO 2007005819A1
Authority
WO
WIPO (PCT)
Prior art keywords
virtual machine
register set
recited
event
selected register
Prior art date
Application number
PCT/US2006/025960
Other languages
French (fr)
Inventor
Steven L. Grobman
Michael D. Kinney
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Priority to EP06786212.8A priority Critical patent/EP1899810B1/en
Priority to JP2008519684A priority patent/JP2008545205A/en
Priority to CN2006800240723A priority patent/CN101213518B/en
Publication of WO2007005819A1 publication Critical patent/WO2007005819A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/461—Saving or restoring of program or task context
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Stored Programmes (AREA)
  • Hardware Redundancy (AREA)

Abstract

In some embodiments, the invention involves saving limited context information when transitioning between virtual machines. A predetermined set of instructions and events cause a trap. A bit or flag is set to indicate that the event has occurred within a virtual machine. The virtual machine monitor determines whether specific register sets must be saved or restored upon a context switch, based on whether the flag has been set. Other embodiments are described and claimed.

Claims

WHAT IS CLAIMED IS:
1. A visualization platform comprising: a processor having a plurality of register sets; a plurality of virtual machines (VM) to run on the processor, each VM to run in a guest operating system; a trap mechanism to exit from a running VM responsive to occurrence of a predetermined event in the VM, the trap mechanism to set a corresponding flag indicating that the predetermined event has occurred in the VM; and a virtual machine monitor (VMM) to schedule and switch context among the plurality of virtual machines, wherein the VMM is to determine which of the plurality of register sets are to be saved and restored upon context switching among the plurality of VMs, the determination being based on the corresponding flag set by the trap mechanism.
2. The virtualization platform as recited in claim 1, wherein the trap mechanism comprises a virtualization exit architecture having a virtual machine control structure (VMCS) data structure to identify a plurality of events to cause a trap.
3. The virtualization platform as recited in claim 1, wherein the corresponding flag comprises a bit within a virtual machine control structure (VMCS) data structure, and wherein each of the plurality of virtual machines has at least one corresponding VMCS.
4. The virtualization platform as recited in claim 1, wherein the corresponding flag is to be reset in response to a predetermined event.
5. The virtualization platform as recited in claim 1, wherein the trap mechanism is to be disabled for a selected event in a virtual machine in response to the selected event previously occurring in the virtual machine.
6. The virtualization platform as recited in claim 5, wherein a deactivated trap mechanism is to be reactivated for a virtual machine, when the virtual machine is resumed.
7. The virtualization platform as recited in claim 1, wherein the VMM is to save and restore context for a selected register set upon a context switch when more than one of the plurality of virtual machines have a corresponding flag set by the trap mechanism for the selected register set, and wherein the VMM is to refrain from saving and restoring context for a selected register set upon a context switch when one or fewer of the plurality of virtual machines have a corresponding flag set by the trap mechanism for the selected register set.
8. The virtualization platform as recited in claim 1, wherein an operating system (OS) running in one of the plurality of virtual machines notifies the VMM when a selected register set is no longer being accessed by processes running under the OS.
9. A method comprising: identifying when a first virtual machine in a virtualization platform uses a selected register set within a processor on the virtualization platform; and saving context of the selected register set for the first virtual machine when the register set is identified as being used by the first virtual machine, by a virtual machine monitor (VMM), the saving to occur prior to switching processor context from the first virtual machine to a second virtual machine.
10. The method as recited in claim 9, further comprising: restoring context of the selected register set for the first virtual machine when the register set is identified as being used by the first virtual machine, by a virtual machine monitor (VMM), the restoring to occur prior to switching processor context to the first virtual machine from a second virtual machine.
11. The method as recited in claim 9, wherein the identifying comprises: responsive to execution of a predetermined instruction, determining whether the predetermined instruction is defined in a virtual machine control structure (VMCS) as corresponding to the selected register set.
12. The method as recited in claim 9, wherein the identifying comprises: trapping an event in a first virtual machine, wherein the event indicates usage of the selected register set; and setting a flag to indicate that the selected register set is used by the first virtual machine.
13. The method as recited in claim 12, further comprising determining whether the flag is set for a corresponding selected register set.
14. The method as recited in claim 12, wherein the trapping comprises identifying whether the event in a first virtual machine is to be trapped based on data in a virtual machine control structure (VMCS) corresponding to the event; and trapping the event in a first virtual machine when the VMCS indicates that the event should be trapped and refraining from trapping the event when the VMCS indicates that the event should not be trapped.
15. The method as recited in claim 12, further comprising: refraining from trapping the event when the selected event has previously been identified as being used by the first virtual machine.
16. The method as recited in claim 9, further comprising: determining whether a first virtual machine uses a selected register set; determining whether any other virtual machine uses the selected register set; and refraining from the saving context of the selected register set for the first virtual machine when the selected register set is not used by any other virtual machine.
17. The method as recited in claim 9, further comprising: notifying the VMM that the first VM no longer uses the selected register set.
18. A machine readable medium having instructions that when executed cause the machine to: identify when a first virtual machine in a virtualization platform uses a selected register set within a processor on the virtualization platform; and save context of the selected register set for the first virtual machine when the register set is identified as being used by the first virtual machine, by a virtual machine monitor (VMM), the saving to occur prior to switching processor context from the first virtual machine to a second virtual machine.
19. The medium as recited in claim 18, further comprising instructions that cause the machine to: restore context of the selected register set for the first virtual machine when the register set is identified as being used by the first virtual machine, by a virtual machine monitor (VMM), the restoring to occur prior to switching processor context to the first virtual machine from a second virtual machine.
20. The medium as recited in claim 18, wherein the identifying comprises instructions to: responsive to execution of a predetermined instruction, determine whether the predetermined instruction is defined in a virtual machine control structure (VMCS) as corresponding to the selected register set.
21. The medium as recited in claim 18, wherein the identifying comprises instructions to: trap an event in a first virtual machine, wherein the event indicates usage of the selected register set; and set a flag to indicate that the selected register set is used by the first virtual machine.
22. The medium as recited in claim 21, further comprising instructions to determine whether the flag is set for a corresponding selected register set.
23. The medium as recited in claim 21, wherein the trapping comprises instructions to: identify whether the event in a first virtual machine is to be trapped based on data in a virtual machine control structure (VMCS) corresponding to the event; and trap the event in a first virtual machine when the VMCS indicates that the event should be trapped and refraining from trapping the event when the VMCS indicates that the event should not be trapped.
24. The medium as recited in claim 21, further comprising instructions to: refrain from trapping the event when the selected event has previously been identified as being used by the first virtual machine.
25. The medium as recited in claim 18 further comprising instructions to: determine whether a first virtual machine uses a selected register set; determine whether any other virtual machine uses the selected register set; and refrain from the saving context of the selected register set for the first virtual machine when the selected register set is not used by any other virtual machine.
26. The method as recited in claim 18, further comprising instructions to: notify the VMM that the first VM no longer uses the selected register set.
27. A method comprising: responsive to execution of an instruction in a virtual machine, the instruction corresponding to a selected register set, causing a trap from the executing virtual machine to a virtual machine monitor; and setting a flag corresponding to the selected register set, the flag indicating that the virtual machine uses the selected register set.
28. The method as recited in claim 27, further comprising: disabling the trapping of the virtual machine for the selected register set after setting the flag.
29. The method as recited in claim 27, wherein the flag comprises at least one bit in a virtual machine control structure (VMCS) corresponding to the virtual machine and a processor.
30. The method as recited in claim 29, further comprising: responsive to a request for a processor context switch between virtual machines, saving context of the selected register set when the corresponding flag is set.
PCT/US2006/025960 2005-06-30 2006-06-29 System and method to optimize os context switching by instruction group trapping WO2007005819A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP06786212.8A EP1899810B1 (en) 2005-06-30 2006-06-29 System and method to optimize os context switching by instruction group trapping
JP2008519684A JP2008545205A (en) 2005-06-30 2006-06-29 System and method for optimizing OS context switching by instruction group trapping
CN2006800240723A CN101213518B (en) 2005-06-30 2006-06-29 System and method to optimize OS context switching by instruction group trapping

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/174,254 US7904903B2 (en) 2005-06-30 2005-06-30 Selective register save and restore upon context switch using trap
US11/174,254 2005-07-01

Publications (1)

Publication Number Publication Date
WO2007005819A1 true WO2007005819A1 (en) 2007-01-11

Family

ID=37075628

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/025960 WO2007005819A1 (en) 2005-06-30 2006-06-29 System and method to optimize os context switching by instruction group trapping

Country Status (6)

Country Link
US (1) US7904903B2 (en)
EP (1) EP1899810B1 (en)
JP (2) JP2008545205A (en)
KR (1) KR100974108B1 (en)
CN (1) CN101213518B (en)
WO (1) WO2007005819A1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008257687A (en) * 2007-03-30 2008-10-23 Lenovo Singapore Pte Ltd Multimode computer operation
JP2009205324A (en) * 2008-02-27 2009-09-10 Nec Corp Processor, memory device, processing device, and instruction processing method
JP2010108271A (en) * 2008-10-30 2010-05-13 Hitachi Ltd Method of controlling virtual machine, virtualization program, and virtual machine system
US7904903B2 (en) 2005-06-30 2011-03-08 Intel Corporation Selective register save and restore upon context switch using trap
JP2012027960A (en) * 2011-11-09 2012-02-09 Hitachi Ltd Virtualization program
JP2013218738A (en) * 2013-07-31 2013-10-24 Hitachi Ltd Virtualization program, virtual computer system, and computer system control method
JP2014017024A (en) * 2013-10-30 2014-01-30 Hitachi Ltd Method for controlling virtual computer, virtualization program and virtual computer system

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080052776A1 (en) * 2006-08-25 2008-02-28 Nomadrive, Inc. Method and apparatus of an unintrusive plug and play application virtualization platform
US8296775B2 (en) * 2007-01-31 2012-10-23 Microsoft Corporation Efficient context switching of virtual processors by managing physical register states in a virtualized environment
JP4864817B2 (en) * 2007-06-22 2012-02-01 株式会社日立製作所 Virtualization program and virtual computer system
US8261284B2 (en) * 2007-09-13 2012-09-04 Microsoft Corporation Fast context switching using virtual cpus
US8627299B2 (en) 2008-02-29 2014-01-07 International Business Machines Corporation Virtual machine and programming language for event processing
US8397216B2 (en) * 2008-02-29 2013-03-12 International Business Machines Corporation Compiler for a declarative event-driven programming model
US8365149B2 (en) * 2008-02-29 2013-01-29 International Business Machines Corporation Debugger for a declarative event-driven programming model
WO2009133669A1 (en) * 2008-04-28 2009-11-05 パナソニック株式会社 Virtual computer control device, virtual computer control method, and virtual computer control program
US9417914B2 (en) * 2008-06-02 2016-08-16 Microsoft Technology Licensing, Llc Regaining control of a processing resource that executes an external execution context
US8429648B2 (en) * 2009-05-28 2013-04-23 Red Hat, Inc. Method and apparatus to service a software generated trap received by a virtual machine monitor
US8813069B2 (en) * 2009-05-29 2014-08-19 Red Hat, Inc. Migration of functionalities across systems
KR101651202B1 (en) * 2009-12-21 2016-08-26 삼성전자주식회사 Virtualization apparatus and method of operating thereof
US8612633B2 (en) * 2010-03-31 2013-12-17 Microsoft Corporation Virtual machine fast emulation assist
CN102770846B (en) * 2010-12-21 2016-08-31 松下电器（美国）知识产权公司 Virtual computer system controls device and virtual computer system control method
KR101433644B1 (en) * 2011-11-09 2014-08-27 상명대학교서울산학협력단 System and method that provides policies for virtualizing arm based operating system
US9164789B2 (en) * 2012-02-29 2015-10-20 Red Hat Israel, Ltd. Multiple queue management and adaptive CPU matching in a virtual computing system
EP3244307A1 (en) * 2012-03-29 2017-11-15 INTEL Corporation Architecture and method for managing interrupts in a virtualized environment
US9052971B2 (en) 2012-07-12 2015-06-09 International Business Machines Corporation Scalable event-driven system
WO2014081608A1 (en) * 2012-11-20 2014-05-30 Unisys Corporation Optimized execution of virtualized software using securely partitioned virtualization system with dedicated resources
US10572665B2 (en) * 2012-12-28 2020-02-25 Fireeye, Inc. System and method to create a number of breakpoints in a virtual machine via virtual machine trapping events
CN104937550B (en) * 2013-01-15 2019-03-26 英派尔科技开发有限公司 Switch by the virtual machine of target of function
KR102033009B1 (en) * 2013-09-13 2019-10-16 한국전자통신연구원 Cyber physical system and virtual machine monitoring method thereof
US11249777B2 (en) * 2014-07-10 2022-02-15 Red Hat Israel, Ltd. Virtual machine context management
US9946566B2 (en) 2015-09-28 2018-04-17 Intel Corporation Method and apparatus for light-weight virtualization contexts
KR101690949B1 (en) 2016-03-11 2016-12-29 국방과학연구소 Apparatus and Method for collecting guest Operating System resource information of virtual machine in virtualization environment
US20180299269A1 (en) * 2016-07-27 2018-10-18 Lumedyne Technologies Incorporated Multi-axis, single-drive inertial device
US10248595B2 (en) * 2017-08-10 2019-04-02 Infineon Technologies Ag Virtual machine monitor interrupt support for computer processing unit (CPU)
US10394595B2 (en) * 2017-08-23 2019-08-27 Intel Corporation Method to manage guest address space trusted by virtual machine monitor
US10496437B2 (en) * 2017-11-14 2019-12-03 International Business Machines Corporation Context switch by changing memory pointers
US10592164B2 (en) 2017-11-14 2020-03-17 International Business Machines Corporation Portions of configuration state registers in-memory
US20230088998A1 (en) * 2021-09-17 2023-03-23 Samsung Electronics Co., Ltd. System on chip, controller and vehicle

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040123288A1 (en) * 2002-12-19 2004-06-24 Intel Corporation Methods and systems to manage machine state in virtual machine operations

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4787031A (en) * 1985-01-04 1988-11-22 Digital Equipment Corporation Computer with virtual machine mode and multiple protection rings
JPS61183742A (en) * 1985-02-08 1986-08-16 Hitachi Ltd Program execution control device of floating operation processor
JPH0754470B2 (en) 1986-03-24 1995-06-07 株式会社日立製作所 Control method for virtual computer system
JPH0373027A (en) 1989-08-14 1991-03-28 Fujitsu Ltd Vector register saving and restoring system
JPH03292527A (en) * 1990-04-11 1991-12-24 Fujitsu Ltd Arithmetic unit
JP2902746B2 (en) * 1990-07-27 1999-06-07 富士通株式会社 Virtual computer control method
JPH056281A (en) 1990-10-04 1993-01-14 Nec Corp Information processor
JPH06242973A (en) * 1993-02-16 1994-09-02 Fujitsu Ltd Method for informing vm of virtual computer system of vp machine check
US5481719A (en) * 1994-09-09 1996-01-02 International Business Machines Corporation Exception handling method and apparatus for a microkernel data processing system
US7275246B1 (en) * 1999-01-28 2007-09-25 Ati International Srl Executing programs for a first computer architecture on a computer of a second architecture
US6961941B1 (en) * 2001-06-08 2005-11-01 Vmware, Inc. Computer configuration for resource management in systems including a virtual machine
US7191440B2 (en) * 2001-08-15 2007-03-13 Intel Corporation Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor
US7127548B2 (en) * 2002-04-16 2006-10-24 Intel Corporation Control register access virtualization performance improvement in the virtual-machine architecture
US7484208B1 (en) * 2002-12-12 2009-01-27 Michael Nelson Virtual machine migration
US7415708B2 (en) * 2003-06-26 2008-08-19 Intel Corporation Virtual machine management using processor state information
US7552426B2 (en) * 2003-10-14 2009-06-23 Microsoft Corporation Systems and methods for using synthetic instructions in a virtual machine
US20050132364A1 (en) 2003-12-16 2005-06-16 Vijay Tewari Method, apparatus and system for optimizing context switching between virtual machines
US7478388B1 (en) * 2004-04-21 2009-01-13 Vmware, Inc. Switching between multiple software entities using different operating modes of a processor in a computer system
US7500244B2 (en) * 2004-06-30 2009-03-03 Intel Corporation Adaptive algorithm for selecting a virtualization algorithm in virtual machine environments
US20060070065A1 (en) * 2004-09-29 2006-03-30 Zimmer Vincent J Memory support for heterogeneous virtual machine guests
US20060149940A1 (en) * 2004-12-27 2006-07-06 Intel Corporation Implementation to save and restore processor registers on a context switch
US7904903B2 (en) 2005-06-30 2011-03-08 Intel Corporation Selective register save and restore upon context switch using trap

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040123288A1 (en) * 2002-12-19 2004-06-24 Intel Corporation Methods and systems to manage machine state in virtual machine operations

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
KIYOHARA T ET AL: "Register Connection: A New Approach To Adding Registers Into Instruction Set Architectures", PROCEEDINGS OF THE ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE. SAN DIEGO, MAY 16 - 19, 1993, LOS ALAMITOS, IEEE. COMP. SOC. PRESS, US, vol. SYMP. 20, 16 May 1993 (1993-05-16), pages 247 - 256, XP010095783, ISBN: 0-8186-3810-9 *
QUAMMEN D J ET AL: "Register window management for a real-time multitasking RISC", SYSTEM SCIENCES, 1989. VOL.I: ARCHITECTURE TRACK, PROCEEDINGS OF THE TWENTY-SECOND ANNUAL HAWAII INTERNATIONAL CONFERENCE ON KAILUA-KONA, HI, USA 3-6 JAN. 1989, WASHINGTON, DC, USA,IEEE COMPUT. SOC. PR, US, 3 January 1989 (1989-01-03), pages 135 - 142, XP010014836, ISBN: 0-8186-1911-2 *
STEPHEN A EDWARDS: "An Esterel Compiler for Large Control-Dominated Systems", IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 21, no. 2, February 2002 (2002-02-01), XP011008072, ISSN: 0278-0070 *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7904903B2 (en) 2005-06-30 2011-03-08 Intel Corporation Selective register save and restore upon context switch using trap
JP2008257687A (en) * 2007-03-30 2008-10-23 Lenovo Singapore Pte Ltd Multimode computer operation
JP2009205324A (en) * 2008-02-27 2009-09-10 Nec Corp Processor, memory device, processing device, and instruction processing method
US8732721B2 (en) 2008-02-27 2014-05-20 Nec Corporation Method for reducing trap overhead when executing a guest in a virtual machine
JP2010108271A (en) * 2008-10-30 2010-05-13 Hitachi Ltd Method of controlling virtual machine, virtualization program, and virtual machine system
JP2012027960A (en) * 2011-11-09 2012-02-09 Hitachi Ltd Virtualization program
JP2013218738A (en) * 2013-07-31 2013-10-24 Hitachi Ltd Virtualization program, virtual computer system, and computer system control method
JP2014017024A (en) * 2013-10-30 2014-01-30 Hitachi Ltd Method for controlling virtual computer, virtualization program and virtual computer system

Also Published As

Publication number Publication date
US7904903B2 (en) 2011-03-08
CN101213518A (en) 2008-07-02
US20070006228A1 (en) 2007-01-04
JP5562988B2 (en) 2014-07-30
JP2008545205A (en) 2008-12-11
JP2012079357A (en) 2012-04-19
KR20080020639A (en) 2008-03-05
KR100974108B1 (en) 2010-08-04
EP1899810B1 (en) 2018-01-10
EP1899810A1 (en) 2008-03-19
CN101213518B (en) 2012-10-10

Similar Documents

Publication Publication Date Title
EP1899810A1 (en) System and method to optimize os context switching by instruction group trapping
JP2012079357A5 (en)
JP5497923B2 (en) Redirection of interprocessor interrupts in system management mode
US8191062B2 (en) System for processor frequency governors to govern a processor frequency by deriving CPU utilization information based on the state of virtual machine monitor
EP1939739A2 (en) Method and apparatus for multithreaded guest operating system execution through a multithreaded host virtual machine monitor
US7802250B2 (en) Support for transitioning to a virtual machine monitor based upon the privilege level of guest software
JP4882845B2 (en) Virtual computer system
JP4430716B2 (en) An adaptive algorithm for selecting a virtualization algorithm in a virtual machine environment
WO2013027910A1 (en) Apparatus and method for controlling virtual machines in a cloud computing server system
US20050132363A1 (en) Method, apparatus and system for optimizing context switching between virtual machines
EP2182438A1 (en) Virtual machine control method and virtual machine system
US20090300606A1 (en) Virtual machine migration with direct physical access control
US10169075B2 (en) Method for processing interrupt by virtualization platform, and related device
US9727368B1 (en) Virtual machine migration acceleration with page state indicators
US20180060100A1 (en) Virtual Machine Migration Acceleration With Page State Indicators
US20100332722A1 (en) Virtual machine system and control method thereof
US20210334125A1 (en) Method and Apparatus for Resuming Running of Application, and Computer
US10379931B2 (en) Computer system
CN111324432A (en) Processor scheduling method, device, server and storage medium
CN105474174B (en) Controlling time-intensive instructions
KR101077908B1 (en) Apparatus for server virtualization
Im et al. On-demand virtualization for live migration in bare metal cloud
US8732721B2 (en) Method for reducing trap overhead when executing a guest in a virtual machine
US20240028359A1 (en) Reducing cpu execution context transitions across privilege levels for user level hypervisors
US11726811B2 (en) Parallel context switching for interrupt handling

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680024072.3

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2006786212

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020077030428

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2008519684

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE