WO2006048846A2 - Semiconductor chip connection based on carbon nanotubes - Google Patents

Semiconductor chip connection based on carbon nanotubes Download PDF

Info

Publication number
WO2006048846A2
WO2006048846A2 PCT/IB2005/053625 IB2005053625W WO2006048846A2 WO 2006048846 A2 WO2006048846 A2 WO 2006048846A2 IB 2005053625 W IB2005053625 W IB 2005053625W WO 2006048846 A2 WO2006048846 A2 WO 2006048846A2
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
carbon nanotubes
contact region
connector
conductive
Prior art date
Application number
PCT/IB2005/053625
Other languages
French (fr)
Other versions
WO2006048846A3 (en
Inventor
Chris Wyland
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Publication of WO2006048846A2 publication Critical patent/WO2006048846A2/en
Publication of WO2006048846A3 publication Critical patent/WO2006048846A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13005—Structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Definitions

  • the present invention is directed to integrated circuit devices and approaches and, more particularly, to coupling applications involving integrated circuit devices and external circuit components.
  • circuit chips To meet the needs of such high-density and high functionality, increased numbers of external electrical connections are implemented with circuit chips, on the exterior of the chips and on the exterior of the semiconductor packages which receive the chips and for connecting packaged devices to external components such as a printed circuit board.
  • the electrical conductivity (and any associated losses or delays) of connections with the circuit chips have become increasingly important as higher demands for speed and efficiency are promulgated with many applications.
  • Externally-implemented connectors have been used to electrically connect different circuit components such as bonded chips, flip chips, package substrates, ball grid array (BGA) substrates and pin grid array (PGA) substrates. These electrical connections facilitate the transfer of signals between the circuit components for a variety of purposes.
  • circuit connector characteristics such as strength, electrical conductivity (and resistivity), size, stiffness and thermal conductivity. Other factors such as cost, manufacturability and reliability are also important for these applications. Achieving desirable circuit connector characteristics has been challenging, however, while meeting such other factors.
  • connection approaches involve liquefying connector material such as solder, which makes a bond to a connector upon solidification; however, this liquefying can result in undesirable flow of the connector material and corresponding short circuiting, particularly in high density applications.
  • many liquefying approaches involve heating nearby circuitry, which may be undesirable for a variety of applications.
  • carbon nanotubes grown from a metal connector at a surface of an integrated circuit chip are pressed into an opposing metal connector on an external circuit, as facilitated by the relative stiffness of the carbon nanotubes.
  • the carbon nanotubes are thus bonded to both connectors and form a low-resistance electrical connection therebetween.
  • metal at the opposing metal connector is softened, prior to coupling with the carbon nanotubes, to facilitate the insertion of the carbon nanotubes into the metal.
  • this carbon nanotube connection can be made without necessarily liquefying metal at either connector, inhibiting the possibility of metal from undesirably flowing and/or causing shorts between connectors.
  • surface connectors on an integrated circuit device are placed at a relatively small pitch as facilitated by the use of carbon nanotubes to connect the connectors to external circuits.
  • the ability to press the carbon nanotubes into the external circuit connector makes possible the connection without necessarily liquefying metal at the connector.
  • flow of liquefied metal is not necessarily a concern, facilitating smaller spacing between the connectors.
  • FIG. 1 shows a cross-sectional view of a flip chip integrated circuit package arrangement, according to an example embodiment of the present invention
  • FIG. 2 shows a cross-sectional view of a connection between a flip chip integrated circuit die and a package substrate, according to another example embodiment of the present invention
  • FIG. 3 shows a cross-sectional view of a connection between a flip chip integrated circuit die and a package substrate, according to another example embodiment of the present invention
  • FIG. 4 shows a cross-sectional view of an integrated circuit chip coupled to a substrate, according to another example embodiment of the present invention
  • FIG. 5 shows a cross-sectional view of a connection between an integrated circuit chip and a substrate, according to another example embodiment of the present invention.
  • FIG. 6 shows a flow diagram for an approach to coupling carbon nanotubes between an integrated circuit device and another circuit, according to another example embodiment of the present invention.
  • the present invention is believed to be applicable to a variety of circuits and approaches involving and/or benefiting from connection to external circuit components. While the present invention is not necessarily limited to such applications, an appreciation of various aspects of the invention is best gained through a discussion of examples in such an environment.
  • carbon nanotubes electrically couple an integrated circuit chip to an external circuit component such as a leadframe or package.
  • the carbon nanotubes extend in a generally straight direction from a conductive circuit connector at a surface of a first component.
  • the nanotubes are coupled to an opposing connector at a surface of another component and form a low-resistance electrical path between the connectors.
  • the first component is the integrated circuit chip, with the carbon nanotubes extending from the chip and subsequently coupled to an external circuit, such as a leadframe or a package substrate (e.g., for a flip chip package).
  • the first component is a substrate from which the carbon nanotubes extend, with the integrated circuit chip being subsequently coupled to the extending carbon nanotubes.
  • the carbon nanotubes are mechanically engaged with the opposing connector.
  • nanotubes extending from a connector at an integrated circuit surface can be forced into an opposing connector using a pressing force without necessarily liquefying connector material.
  • Stiffness characteristics of the carbon nanotubes facilitate the coupling, while characteristics of the opposing connector such as ductility facilitate the coupling of the carbon nanotubes thereto while maintaining the integrity (i.e., general shape and conductivity characteristics) of the carbon nanotubes.
  • the opposing connector is softened to facilitate the coupling of the nanotubes thereto.
  • Heat is applied to the opposing connector in an amount sufficient to soften the connector to a condition where the nanotubes can be pushed into the connector while reliably maintaining the shape and arrangement of the carbon nanotubes.
  • This heating approach does not necessarily involve heating the integrated circuit chip and/or the connection between the carbon nanotubes and the connector at the integrated circuit chip surface.
  • the carbon nanotube connection approach discussed herein is applicable to a variety of circuit types and arrangements, as well as to a variety of connection approaches and materials.
  • the carbon nanotubes are used to couple integrated circuit connectors to a connector such as a leadframe that is brought in close proximity to a surface of the integrated circuit at the connector.
  • integrated circuit dies in a flip chip type arrangement are coupled to a package substrate using a plurality of carbon nanotubes as discussed herein.
  • the circuit side of the integrated circuit die is placed face-down (flipped, relative to conventional packaging approaches) onto a package substrate to reduce the length of external circuit connections.
  • carbon nanotubes are formed extending from connectors on the circuit side of the integrated circuit die and, when the die is flipped, brought into contact to couple to connectors on the package substrate.
  • an integrated circuit device is manufactured with carbon nanotubes electrically coupling an integrated circuit device with an external circuit.
  • Carbon nanotubes are formed at select locations on a surface connector of the integrated circuit chip by placing and/or growing the nanotubes at the select locations.
  • the carbon nanotubes are coupled to the surface connector, extending generally away from the connector in a rigid arrangement.
  • the carbon nanotubes are coupled to a conductive connector on an external circuit such as a leadframe or package substrate, making an electrical connection between the integrated circuit device and the external circuit.
  • the coupling of the carbon nanotubes to the external circuit involves one or more of a variety of approaches.
  • the carbon nanotubes are pressed into a ductile metal such as gold in the conductive connector on the external circuit.
  • the carbon nanotubes can be pressed by forcing the integrated circuit device together with the external circuit, holding the integrated circuit device stable while pressing the external circuit thereto or a combination of moving both the integrated circuit device and the external circuit.
  • the conductive connector on the external circuit is softened by heating, prior to coupling with the carbon nanotubes, to facilitate the insertion of the carbon nanotubes into the conductive connector.
  • the conductive connector on the external circuit can be heated separately from or together with the external circuit itself.
  • the integrated circuit device does not necessarily require heating for this approach, inhibiting undesirable heating of the circuit components in the integrated circuit device.
  • the carbon nanotubes are bonded to the conductive connector on the external circuit.
  • the bonding can be accomplished without necessarily liquefying metal in the conductive connector on the external circuit, inhibiting the flow of the metal and, correspondingly, inhibiting the opportunity for shorts to occur as a result of such flow (e.g., as potentially associated with solder connections).
  • catalyst material is arranged on the metal connector at locations where the carbon nanotubes are desirably located.
  • Common carbon nanotube growth approaches involving, e.g., chemical vapor deposition (CVD) with the introduction of a carbon-containing gas such as methane to the catalyst material are used in the carbon nanotube growth.
  • CVD chemical vapor deposition
  • methane a carbon-containing gas
  • M. S. Dresselhaus, G. Dresselhaus, and P. C. Eklund Science of Fullerenes and Carbon Nanotubes” (Academic Press, San Diego, 1996), which is fully incorporated herein by reference.
  • FIG. 1 shows a cross-sectional view of a flip chip integrated circuit package arrangement 100 with carbon nanotube connectors, according to another example embodiment of the present invention.
  • the arrangement 100 includes a flip chip integrated circuit die 120 coupled to a package substrate 110 using carbon nanotube connectors.
  • the flip chip die 120 has a circuit side 122 (e.g., epitaxial silicon) opposite a back side 124 (e.g., bulk silicon), with the circuitry of the flip chip die located in the circuit side, near the package substrate 110.
  • Connectors e.g., conductive interconnects or pads
  • Connectors e.g., conductive interconnects or pads
  • Connectors e.g., conductive interconnects or pads
  • connectors e.g., conductive pads
  • a representative carbon nanotube connector region 130 is shown, with a multitude of carbon nanotube connectors making electrical connection between circuitry in the flip chip 120 and the package substrate 110.
  • the package substrate 110 includes a network of interconnects (lateral connector circuits) and vias (vertical connector circuits) within the package (and, in some instances, at surfaces thereof).
  • the network of interconnects and vias electrically couple connectors at the upper surface 111 of the package substrate 110 to solder balls on a lower surface of the package substrate.
  • a representative solder ball is labeled 105, with this and other solder balls readily coupled to circuit components for operation with the flip chip die 120.
  • FIG. 2 shows a cross sectional view of a flip chip integrated circuit package 200 with carbon nanotube connectors between a flip chip die 220 and a package substrate 210, according to another example embodiment of the present invention.
  • the approach shown and described with the flip chip integrated circuit package 200 may be implemented, for example, in connection with the flip chip integrated circuit package 100 shown in FIG. 1 at carbon nanotube connector region 130.
  • the flip chip die 220 includes a metal interconnect 222 at a lower surface 221 in the circuit side of the flip chip die.
  • the metal interconnect is coupled to circuitry in the flip chip die 220 and also to carbon nanotubes, including representative carbon nanotube 232.
  • the carbon nanotubes extend in a direction generally perpendicular to the lower surface 221 of the flip chip die 220, away from the surface and towards the package substrate 210.
  • the package substrate 210 has an interconnect 212 extending laterally along an upper surface 211 and a metal pad 234 coupled to the interconnect and adapted for coupling with the carbon nanotubes.
  • the nanotubes, including carbon nanotube 232, together with the metal pad 234 and the interconnect 222 make up a connector region 230 via which the flip chip 220 and the package substrate 210 are electrically coupled.
  • the nanotubes are coupled to the interconnect 222 and to the metal pad 234 in one or more of a variety of manners, depending upon the application and desirable characteristics of the connection between the flip chip die 220 and the package substrate 210.
  • the nanotubes are grown from the interconnect 222 using an approach such as CVD, with carbon growth locations (i.e., seed locations) with the interconnect 222 facilitating the growth.
  • the nanotubes grow in a direction that is generally away from and/or perpendicular to the lower surface 221.
  • the length of the grown nanotubes is generally short, providing desirable stiffness but long enough to facilitate contact with the metal pad 234.
  • connection is made to the metal pad 234 using a forcible approach. That is, the nanotubes and the metal pad 234 are pressed together, with opposing ends of the nanotubes embedding in the metal pad and forming a bond (e.g., mechanical) therewith.
  • the package substrate 210 is held fixed while the flip chip die 220 is pressed towards the package substrate to embed the carbon nanotubes in the metal pad 234.
  • the flip chip die 220 is held fixed while the package substrate 210 is pressed towards the flip chip die to press the metal pad 234 onto the carbon nanotubes.
  • the metal pad 234 is softened, prior to the embedding the opposing ends of the nanotubes.
  • the metal pad 234 when the ductility of the metal pad 234 is such that softening of the metal would improve the connection approach, heat can be applied to the metal pad to soften it.
  • Gold is one type of metal that can be implemented with the metal pad 234, and in some implementations, is heated using this approach. The heating, while facilitating the embedding of the carbon nanotubes, can be accomplished without necessarily flowing the metal in the metal pad 234. In this regard, adjacent metal pads do not suffer the risk of flowing metal inadvertently shorting a connection between the pads as, e.g., conventional solder connections are susceptible.
  • the above-discussed softening approach can also be used to remove the flip chip die 120 from the package substrate 210.
  • the metal pad 234 is heated to soften it, and pressure is applied to the flip chip die 220 and/or to the package substrate 210 to push the carbon nanotubes away from the metal pad 234. Once removed, the connection is re-made for certain applications.
  • This softening and removal of the carbon nanotubes is carried out while maintaining the integrity of the carbon nanotubes such that, e.g., the length and general shape of the carbon nanotubes are substantially unchanged.
  • FIG. 3 shows a cross sectional view of two carbon nanotube connectors implemented with a flip chip integrated circuit package 300, according to another example embodiment of the present invention.
  • the flip chip integrated circuit package 300 is similar to the package 200 in FIG. 2, with components including a flip chip die 320 and a package substrate 320 labeled with similar numbers.
  • the flip chip die 320 includes two interconnects 322 and 323.
  • the package substrate 310 includes two interconnects 312 and 313, respectively coupled to metal pads 334 and 335.
  • Two connector regions 330 and 331 are shown adjacent to one another and spaced at a relatively small pitch (distance "p").
  • This relatively small pitch is facilitated by the ability of the carbon nanotubes 332 and 333 to connect to their corresponding metal pads 334 and 335 without necessarily flowing any metal, such as used in solder type connections.
  • the pitch is less than about 1 micron and, where connectors are very close, less than about 10 nanometers. This approach may be useful in connection with, e.g., flip-chipping dies on dies. In other applications with somewhat larger scale features such as those often associated with BGA substrates, the pitch is less than about 100 microns.
  • FIG. 4 shows a cross-sectional view of an integrated circuit package arrangement 400, according to another example embodiment of the present invention.
  • An integrated circuit die 420 is coupled to a substrate 410 using a plurality of carbon nanotubes at an interface region 430.
  • the carbon nanotubes facilitate thermal and electrical connection between the integrated circuit die 420 and the substrate 410.
  • the substrate 410 includes conductive interconnects 412 and 414, and a conductive die pad 416. Circuits in the integrated circuit die 420 are electrically coupled to the interconnects 412 and 414 (and others, where applicable) respectively with wirebonds 440 and 442. Distal ends of carbon nanotubes extending from the conductive die pad 416 are embedded in a metal layer 422 on an underside of the integrated circuit die 420.
  • FIG. 5 shows a close-up cross-sectional view of an interface 500 of an integrated circuit package arrangement, according to another example embodiment of the present invention.
  • the interface 500 has a substrate (or leadframe) 510 coupled to an integrated circuit die 520 via a carbon nanotube connector region 530.
  • the interface 500 can be implemented, for example, with the integrated circuit package arrangement 400 shown in FIG. 4.
  • the substrate (or leadframe) 510 has a metal contact region 516 (e.g., gold or aluminum) with a plurality of carbon nanotubes extending therefrom, a representative one of the carbon nanotubes labeled 532. These carbon nanotubes are coupled to the metal contact region 516 in a variety of manners, depending upon the implementation. For example, the carbon nanotubes can be grown from catalyst material at the metal contact region 516, extending as shown. Distal ends of the carbon nanotubes are embedded into a metal layer 522 on an underside of the integrated circuit die 520, via pressure and, in some instances, softening of the metal layer to facilitate the embedding of the carbon nanotubes. The approach shown in FIGs.
  • FIG. 4 and 5 is implemented with a leadframe to support the integrated circuit die 420 in connection with other example embodiments.
  • the substrate 410 can be implemented (e.g., replaced) with a leadframe having interconnects 412 and 414 as well as die pad 416 for making electrical connection with the integrated circuit die 420.
  • FIG. 6 shows a flow diagram for an approach to coupling carbon nanotubes between an integrated circuit device and another device, according to another example embodiment of the present invention.
  • catalyst growth locations are arranged at connection points on a conductive integrated circuit connector.
  • the connector is located on or part of an interconnect or surface pad at an integrated circuit chip or package substrate. In other applications, the connector is part of a leadframe.
  • a carbon-containing gas such as methane is introduced to the catalyst at block 620, and carbon from the gas is used (e.g., via CVD) to grow carbon nanotubes from the catalyst at block 630.
  • the length of the carbon nanotubes is desirably shortened at block 640, such as where a particular connection length is desired or where multiple nanotubes are desirably formed at a consistent length, the carbon nanotubes are shortened at block 645.
  • the length of the carbon nanotubes can be selected to achieve desirable stiffness for connection to the external circuit. After shortening (or if no shortening is desired), the carbon nanotubes are ready for coupling with an opposing metal connector of the other device.
  • the metal is softened at block 655.
  • the opposing connector and the carbon nanotubes are pressed together to form a mechanical bond and conductive (e.g., electrical and/or thermal) connection.
  • the pressing may involve pressing the carbon nanotubes into the connector, pressing the connector onto the carbon nanotubes, or a combination of pressing both the carbon nanotubes and the connector.
  • the resulting structure has carbon nanotubes extending from metal at catalyst growth locations of a first integrated circuit package component, with distal ends of the carbon nanotubes embedded in an opposing connector of another integrated circuit package component.
  • the carbon nanotubes may be implemented with material different from, or in addition, to, carbon, such as Boron.
  • the interface arrangements discussed by way of example may be implemented with a multitude of different types of materials, arrangements and orientations. Such modifications and changes do not depart from the true spirit and scope of the present invention.

Abstract

Conductive connections between components of an integrated circuit package are made, wherein carbon nanotubes (130, 430) extend from a surface of a first integrated circuit package component (120, 410) and distal ends of the carbon nanotubes are embedded in a connector (422) at a second integrated circuit package component (110, 420). The embedding approach involves, e.g., physical coupling (i.e., pressing) of the carbon nanotubes and the connector together. This approach is applicable to coupling a variety of components together, such as integrated circuit dies (flip chip (120) and conventional (420) to package substrates (110, 410) and/or leadframes (410).

Description

NANOTUBE-BASED CONNECTION ARRANGEMENT AND APPROACH
The present invention is directed to integrated circuit devices and approaches and, more particularly, to coupling applications involving integrated circuit devices and external circuit components.
The integrated circuit industry has experienced technological advances that have permitted dramatic increases in circuit density and complexity, and equally dramatic decreases in the size of circuit components and circuit arrangements. These technology advances have promulgated equally dramatic growth in the industry and corresponding demand for products employing high-density, complex and compact integrated circuit devices.
To meet the needs of such high-density and high functionality, increased numbers of external electrical connections are implemented with circuit chips, on the exterior of the chips and on the exterior of the semiconductor packages which receive the chips and for connecting packaged devices to external components such as a printed circuit board. The electrical conductivity (and any associated losses or delays) of connections with the circuit chips have become increasingly important as higher demands for speed and efficiency are promulgated with many applications.
Externally-implemented connectors have been used to electrically connect different circuit components such as bonded chips, flip chips, package substrates, ball grid array (BGA) substrates and pin grid array (PGA) substrates. These electrical connections facilitate the transfer of signals between the circuit components for a variety of purposes.
Each of these applications benefit from various circuit connector characteristics such as strength, electrical conductivity (and resistivity), size, stiffness and thermal conductivity. Other factors such as cost, manufacturability and reliability are also important for these applications. Achieving desirable circuit connector characteristics has been challenging, however, while meeting such other factors. In addition, many connection approaches involve liquefying connector material such as solder, which makes a bond to a connector upon solidification; however, this liquefying can result in undesirable flow of the connector material and corresponding short circuiting, particularly in high density applications. Moreover, many liquefying approaches involve heating nearby circuitry, which may be undesirable for a variety of applications.
These and other difficulties present challenges to the implementation of circuit substrates for a variety of applications. Various aspects of the present invention involve circuit connection approaches implemented with integrated circuits and other devices. The present invention is exemplified in a number of implementations and applications, some of which are summarized below. According to an example embodiment, carbon nanotubes are used to electrically couple integrated circuit dies to external circuits such as package substrates or leadframes.
In another example embodiment of the present invention, carbon nanotubes grown from a metal connector at a surface of an integrated circuit chip are pressed into an opposing metal connector on an external circuit, as facilitated by the relative stiffness of the carbon nanotubes. The carbon nanotubes are thus bonded to both connectors and form a low-resistance electrical connection therebetween.
In some applications, metal at the opposing metal connector is softened, prior to coupling with the carbon nanotubes, to facilitate the insertion of the carbon nanotubes into the metal. In this (and other) applications, this carbon nanotube connection can be made without necessarily liquefying metal at either connector, inhibiting the possibility of metal from undesirably flowing and/or causing shorts between connectors.
In another example embodiment of the present invention, surface connectors on an integrated circuit device are placed at a relatively small pitch as facilitated by the use of carbon nanotubes to connect the connectors to external circuits. As discussed above, the ability to press the carbon nanotubes into the external circuit connector makes possible the connection without necessarily liquefying metal at the connector. In this regard, flow of liquefied metal is not necessarily a concern, facilitating smaller spacing between the connectors.
Various devices and approaches are manufactured and/or implemented in other example embodiments, with flip chip devices, conventional devices and others, and with various connector approaches including direct connection to surface contacts of devices and indirect connection via connectors such as those implemented with a leadframe.
The above summary of the present invention is not intended to describe each illustrated embodiment or every implementation of the present invention. The figures and detailed description that follow more particularly exemplify these embodiments.
The invention may be more completely understood in consideration of the following detailed description of various embodiments of the invention in connection with the accompanying drawings, in which: FIG. 1 shows a cross-sectional view of a flip chip integrated circuit package arrangement, according to an example embodiment of the present invention;
FIG. 2 shows a cross-sectional view of a connection between a flip chip integrated circuit die and a package substrate, according to another example embodiment of the present invention;
FIG. 3 shows a cross-sectional view of a connection between a flip chip integrated circuit die and a package substrate, according to another example embodiment of the present invention;
FIG. 4 shows a cross-sectional view of an integrated circuit chip coupled to a substrate, according to another example embodiment of the present invention;
FIG. 5 shows a cross-sectional view of a connection between an integrated circuit chip and a substrate, according to another example embodiment of the present invention; and
FIG. 6 shows a flow diagram for an approach to coupling carbon nanotubes between an integrated circuit device and another circuit, according to another example embodiment of the present invention.
While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the scope of the invention as defined by the appended claims.
The present invention is believed to be applicable to a variety of circuits and approaches involving and/or benefiting from connection to external circuit components. While the present invention is not necessarily limited to such applications, an appreciation of various aspects of the invention is best gained through a discussion of examples in such an environment.
According to an example embodiment of the present invention, carbon nanotubes electrically couple an integrated circuit chip to an external circuit component such as a leadframe or package. The carbon nanotubes extend in a generally straight direction from a conductive circuit connector at a surface of a first component. The nanotubes are coupled to an opposing connector at a surface of another component and form a low-resistance electrical path between the connectors. In some applications, the first component is the integrated circuit chip, with the carbon nanotubes extending from the chip and subsequently coupled to an external circuit, such as a leadframe or a package substrate (e.g., for a flip chip package). In other applications, the first component is a substrate from which the carbon nanotubes extend, with the integrated circuit chip being subsequently coupled to the extending carbon nanotubes.
In one implementation, the carbon nanotubes are mechanically engaged with the opposing connector. For example, nanotubes extending from a connector at an integrated circuit surface can be forced into an opposing connector using a pressing force without necessarily liquefying connector material. Stiffness characteristics of the carbon nanotubes facilitate the coupling, while characteristics of the opposing connector such as ductility facilitate the coupling of the carbon nanotubes thereto while maintaining the integrity (i.e., general shape and conductivity characteristics) of the carbon nanotubes.
In some implementations, the opposing connector is softened to facilitate the coupling of the nanotubes thereto. Heat is applied to the opposing connector in an amount sufficient to soften the connector to a condition where the nanotubes can be pushed into the connector while reliably maintaining the shape and arrangement of the carbon nanotubes. This heating approach does not necessarily involve heating the integrated circuit chip and/or the connection between the carbon nanotubes and the connector at the integrated circuit chip surface. > The carbon nanotube connection approach discussed herein is applicable to a variety of circuit types and arrangements, as well as to a variety of connection approaches and materials. In some instances, the carbon nanotubes are used to couple integrated circuit connectors to a connector such as a leadframe that is brought in close proximity to a surface of the integrated circuit at the connector. Other instances involve the coupling of an integrated circuit chip to a substrate from which carbon nanotubes extend by coating an underside of the chip with a conductive metal and forcing the carbon nanotubes into the metal to make a connection. In other instances, integrated circuit dies in a flip chip type arrangement are coupled to a package substrate using a plurality of carbon nanotubes as discussed herein. In such a flip chip arrangement, the circuit side of the integrated circuit die is placed face-down (flipped, relative to conventional packaging approaches) onto a package substrate to reduce the length of external circuit connections. In this regard, carbon nanotubes are formed extending from connectors on the circuit side of the integrated circuit die and, when the die is flipped, brought into contact to couple to connectors on the package substrate.
According to another example embodiment of the present invention, an integrated circuit device is manufactured with carbon nanotubes electrically coupling an integrated circuit device with an external circuit. Carbon nanotubes are formed at select locations on a surface connector of the integrated circuit chip by placing and/or growing the nanotubes at the select locations. The carbon nanotubes are coupled to the surface connector, extending generally away from the connector in a rigid arrangement. The carbon nanotubes are coupled to a conductive connector on an external circuit such as a leadframe or package substrate, making an electrical connection between the integrated circuit device and the external circuit.
The coupling of the carbon nanotubes to the external circuit involves one or more of a variety of approaches. In one implementation, the carbon nanotubes are pressed into a ductile metal such as gold in the conductive connector on the external circuit. The carbon nanotubes can be pressed by forcing the integrated circuit device together with the external circuit, holding the integrated circuit device stable while pressing the external circuit thereto or a combination of moving both the integrated circuit device and the external circuit. In another implementation, the conductive connector on the external circuit is softened by heating, prior to coupling with the carbon nanotubes, to facilitate the insertion of the carbon nanotubes into the conductive connector. The conductive connector on the external circuit can be heated separately from or together with the external circuit itself. Further, the integrated circuit device does not necessarily require heating for this approach, inhibiting undesirable heating of the circuit components in the integrated circuit device. With these approaches, the carbon nanotubes are bonded to the conductive connector on the external circuit. Furthermore, the bonding can be accomplished without necessarily liquefying metal in the conductive connector on the external circuit, inhibiting the flow of the metal and, correspondingly, inhibiting the opportunity for shorts to occur as a result of such flow (e.g., as potentially associated with solder connections).
In an implementation involving the growth of carbon nanotubes from a metal connector on the integrated circuit chip, catalyst material is arranged on the metal connector at locations where the carbon nanotubes are desirably located. Common carbon nanotube growth approaches involving, e.g., chemical vapor deposition (CVD) with the introduction of a carbon-containing gas such as methane to the catalyst material are used in the carbon nanotube growth. For general information on carbon nanotubes and for specific information regarding carbon nanotube growth approaches that can be implemented in connection with this and other example embodiments of the present invention, reference may be made to M. S. Dresselhaus, G. Dresselhaus, and P. C. Eklund, "Science of Fullerenes and Carbon Nanotubes" (Academic Press, San Diego, 1996), which is fully incorporated herein by reference.
Turning now to the figures, FIG. 1 shows a cross-sectional view of a flip chip integrated circuit package arrangement 100 with carbon nanotube connectors, according to another example embodiment of the present invention. The arrangement 100 includes a flip chip integrated circuit die 120 coupled to a package substrate 110 using carbon nanotube connectors.
The flip chip die 120 has a circuit side 122 (e.g., epitaxial silicon) opposite a back side 124 (e.g., bulk silicon), with the circuitry of the flip chip die located in the circuit side, near the package substrate 110. Connectors (e.g., conductive interconnects or pads) at a lower surface 221 of the circuit side 122 of the flip chip die 120 are coupled to connectors (e.g., conductive pads) on an upper surface 111 of the package substrate 110 via carbon nanotubes. A representative carbon nanotube connector region 130 is shown, with a multitude of carbon nanotube connectors making electrical connection between circuitry in the flip chip 120 and the package substrate 110. The package substrate 110 includes a network of interconnects (lateral connector circuits) and vias (vertical connector circuits) within the package (and, in some instances, at surfaces thereof). The network of interconnects and vias electrically couple connectors at the upper surface 111 of the package substrate 110 to solder balls on a lower surface of the package substrate. A representative solder ball is labeled 105, with this and other solder balls readily coupled to circuit components for operation with the flip chip die 120.
FIG. 2 shows a cross sectional view of a flip chip integrated circuit package 200 with carbon nanotube connectors between a flip chip die 220 and a package substrate 210, according to another example embodiment of the present invention. The approach shown and described with the flip chip integrated circuit package 200 may be implemented, for example, in connection with the flip chip integrated circuit package 100 shown in FIG. 1 at carbon nanotube connector region 130.
The flip chip die 220 includes a metal interconnect 222 at a lower surface 221 in the circuit side of the flip chip die. The metal interconnect is coupled to circuitry in the flip chip die 220 and also to carbon nanotubes, including representative carbon nanotube 232. The carbon nanotubes extend in a direction generally perpendicular to the lower surface 221 of the flip chip die 220, away from the surface and towards the package substrate 210. The package substrate 210 has an interconnect 212 extending laterally along an upper surface 211 and a metal pad 234 coupled to the interconnect and adapted for coupling with the carbon nanotubes. The nanotubes, including carbon nanotube 232, together with the metal pad 234 and the interconnect 222 make up a connector region 230 via which the flip chip 220 and the package substrate 210 are electrically coupled.
The nanotubes are coupled to the interconnect 222 and to the metal pad 234 in one or more of a variety of manners, depending upon the application and desirable characteristics of the connection between the flip chip die 220 and the package substrate 210. In one implementation, the nanotubes are grown from the interconnect 222 using an approach such as CVD, with carbon growth locations (i.e., seed locations) with the interconnect 222 facilitating the growth. The nanotubes grow in a direction that is generally away from and/or perpendicular to the lower surface 221. The length of the grown nanotubes is generally short, providing desirable stiffness but long enough to facilitate contact with the metal pad 234.
After the nanotubes have been grown, connection is made to the metal pad 234 using a forcible approach. That is, the nanotubes and the metal pad 234 are pressed together, with opposing ends of the nanotubes embedding in the metal pad and forming a bond (e.g., mechanical) therewith. In some applications, the package substrate 210 is held fixed while the flip chip die 220 is pressed towards the package substrate to embed the carbon nanotubes in the metal pad 234. In other applications, the flip chip die 220 is held fixed while the package substrate 210 is pressed towards the flip chip die to press the metal pad 234 onto the carbon nanotubes. hi some implementations, the metal pad 234 is softened, prior to the embedding the opposing ends of the nanotubes. For example, when the ductility of the metal pad 234 is such that softening of the metal would improve the connection approach, heat can be applied to the metal pad to soften it. Gold is one type of metal that can be implemented with the metal pad 234, and in some implementations, is heated using this approach. The heating, while facilitating the embedding of the carbon nanotubes, can be accomplished without necessarily flowing the metal in the metal pad 234. In this regard, adjacent metal pads do not suffer the risk of flowing metal inadvertently shorting a connection between the pads as, e.g., conventional solder connections are susceptible.
In another example embodiment, the above-discussed softening approach can also be used to remove the flip chip die 120 from the package substrate 210. The metal pad 234 is heated to soften it, and pressure is applied to the flip chip die 220 and/or to the package substrate 210 to push the carbon nanotubes away from the metal pad 234. Once removed, the connection is re-made for certain applications. This softening and removal of the carbon nanotubes is carried out while maintaining the integrity of the carbon nanotubes such that, e.g., the length and general shape of the carbon nanotubes are substantially unchanged.
FIG. 3 shows a cross sectional view of two carbon nanotube connectors implemented with a flip chip integrated circuit package 300, according to another example embodiment of the present invention. The flip chip integrated circuit package 300 is similar to the package 200 in FIG. 2, with components including a flip chip die 320 and a package substrate 320 labeled with similar numbers. The flip chip die 320 includes two interconnects 322 and 323. The package substrate 310 includes two interconnects 312 and 313, respectively coupled to metal pads 334 and 335.
Two connector regions 330 and 331 are shown adjacent to one another and spaced at a relatively small pitch (distance "p"). This relatively small pitch is facilitated by the ability of the carbon nanotubes 332 and 333 to connect to their corresponding metal pads 334 and 335 without necessarily flowing any metal, such as used in solder type connections. In some applications, such as with coupling integrated circuit dies or other components manufactured using small-scale approaches such as lithography, the pitch is less than about 1 micron and, where connectors are very close, less than about 10 nanometers. This approach may be useful in connection with, e.g., flip-chipping dies on dies. In other applications with somewhat larger scale features such as those often associated with BGA substrates, the pitch is less than about 100 microns.
FIG. 4 shows a cross-sectional view of an integrated circuit package arrangement 400, according to another example embodiment of the present invention. An integrated circuit die 420 is coupled to a substrate 410 using a plurality of carbon nanotubes at an interface region 430. The carbon nanotubes facilitate thermal and electrical connection between the integrated circuit die 420 and the substrate 410. The substrate 410 includes conductive interconnects 412 and 414, and a conductive die pad 416. Circuits in the integrated circuit die 420 are electrically coupled to the interconnects 412 and 414 (and others, where applicable) respectively with wirebonds 440 and 442. Distal ends of carbon nanotubes extending from the conductive die pad 416 are embedded in a metal layer 422 on an underside of the integrated circuit die 420.
FIG. 5 shows a close-up cross-sectional view of an interface 500 of an integrated circuit package arrangement, according to another example embodiment of the present invention. The interface 500 has a substrate (or leadframe) 510 coupled to an integrated circuit die 520 via a carbon nanotube connector region 530. The interface 500 can be implemented, for example, with the integrated circuit package arrangement 400 shown in FIG. 4.
The substrate (or leadframe) 510 has a metal contact region 516 (e.g., gold or aluminum) with a plurality of carbon nanotubes extending therefrom, a representative one of the carbon nanotubes labeled 532. These carbon nanotubes are coupled to the metal contact region 516 in a variety of manners, depending upon the implementation. For example, the carbon nanotubes can be grown from catalyst material at the metal contact region 516, extending as shown. Distal ends of the carbon nanotubes are embedded into a metal layer 522 on an underside of the integrated circuit die 520, via pressure and, in some instances, softening of the metal layer to facilitate the embedding of the carbon nanotubes. The approach shown in FIGs. 4 and 5 is implemented with a leadframe to support the integrated circuit die 420 in connection with other example embodiments. For instance, referring to FIG. 4, the substrate 410 can be implemented (e.g., replaced) with a leadframe having interconnects 412 and 414 as well as die pad 416 for making electrical connection with the integrated circuit die 420. FIG. 6 shows a flow diagram for an approach to coupling carbon nanotubes between an integrated circuit device and another device, according to another example embodiment of the present invention. At block 610, catalyst growth locations are arranged at connection points on a conductive integrated circuit connector. In some applications, the connector is located on or part of an interconnect or surface pad at an integrated circuit chip or package substrate. In other applications, the connector is part of a leadframe.
A carbon-containing gas such as methane is introduced to the catalyst at block 620, and carbon from the gas is used (e.g., via CVD) to grow carbon nanotubes from the catalyst at block 630. If the length of the carbon nanotubes is desirably shortened at block 640, such as where a particular connection length is desired or where multiple nanotubes are desirably formed at a consistent length, the carbon nanotubes are shortened at block 645. With this approach, the length of the carbon nanotubes can be selected to achieve desirable stiffness for connection to the external circuit. After shortening (or if no shortening is desired), the carbon nanotubes are ready for coupling with an opposing metal connector of the other device. If softening of metal at the opposing connector is desired at block 650, the metal is softened at block 655. After softening (or if no softening is desired at block 640), the opposing connector and the carbon nanotubes are pressed together to form a mechanical bond and conductive (e.g., electrical and/or thermal) connection. The pressing may involve pressing the carbon nanotubes into the connector, pressing the connector onto the carbon nanotubes, or a combination of pressing both the carbon nanotubes and the connector. The resulting structure has carbon nanotubes extending from metal at catalyst growth locations of a first integrated circuit package component, with distal ends of the carbon nanotubes embedded in an opposing connector of another integrated circuit package component.
The various embodiments described above and shown in the figures are provided by way of illustration only and should not be construed to limit the invention. Based on the above discussion and illustrations, those skilled in the art will readily recognize that various modifications and changes may be made to the present invention without strictly following the exemplary embodiments and applications illustrated and described herein. For example, the carbon nanotubes may be implemented with material different from, or in addition, to, carbon, such as Boron. In addition, the interface arrangements discussed by way of example may be implemented with a multitude of different types of materials, arrangements and orientations. Such modifications and changes do not depart from the true spirit and scope of the present invention.

Claims

CLAIMS What is claimed is:
1. An integrated circuit chip arrangement (200) comprising: an integrated circuit chip (220) having a conductive connector (222) at an outer surface thereof; an external circuit component (210) having a contact region (212, 234) configured and arranged for coupling to carbon nanotubes; and a plurality of carbon nanotubes (230) extending from the conductive connector (222) and coupled to the contact region (212, 234).
2. The arrangement of claim 1, wherein the carbon nanotubes are coupled to the conductive connector at a seed location, on the conductive connector, from which the carbon nanotubes are grown.
3. The arrangement of claim 1, wherein the carbon nanotubes extend in a direction generally perpendicular to the outer surface at the conductive connector.
4. The arrangement of claim 1, wherein the carbon nanotubes are space at a fine pitch of less than about 10 nanometers.
5. The arrangement of claim 1, wherein the carbon nanotubes include single- walled carbon nanotubes.
6. The arrangement of claim 5, wherein adjacent ones of the single- walled carbon nanotubes couple different conductive connectors at the outer surface of the integrated circuit chip with different contact regions of the external circuit component.
7. The arrangement of claim 6, wherein adjacent ones of the different conductive connectors are spaced at a distance of less than about 100 microns.
8. The arrangement of claim 6, wherein adjacent ones of the different conductive connectors are spaced at a distance of less than about 10 nanometers and wherein the adjacent single-walled carbon nanotubes are correspondingly spaced at a fine pitch distance of less than about 10 nanometers.
9. The arrangement of claim 1, wherein the carbon nanotubes are adapted for penetrating the contact region of the external circuit component under force while substantially maintaining their shape.
10. The arrangement of claim 1, wherein the contact region comprises conductive material having ductility characteristics that facilitate the insertion of the carbon nanotubes into the contact region.
11. The arrangement of claim 1 , wherein the carbon nanotubes are coupled to the contact region at a seed location, on the contact region, from which the carbon nanotubes are grown.
12. The arrangement of claim 1, wherein the carbon nanotubes having opposing ends, a first end being coupled to one of the conductive connector and the contact region and a second end being force-embedded into the other one of the conductive connector and the contact region.
13. A flip chip arrangement (lOO)comprising: a package substrate (110) having conductive contact regions for coupling to flip chip dies; a flip chip die (120) having a circuit side and a back side, the circuit side facing the package substrate and having a plurality of connectors at a surface of the circuit side; and a plurality of carbon nanotubes (130) grown extending from the connectors at the circuit side of the flip chip die and having ends embedded in the conductive contact regions, the carbon nanotubes electrically coupling the connectors at the surface of the circuit side to the conductive contact regions of the package substrate.
14. The arrangement of claim 13, wherein the contact regions are coupled to interconnects in the package substrate.
15. The arrangement of claim 13, wherein the connectors at the surface of the circuit side of the flip chip die are interconnects coupled to circuitry in the circuit side. :
16. The arrangement of claim 13, wherein the carbon nanotubes and the conductive contact regions are adapted for disengaging in response to the conductive contact region being softened and the flip chip die being pulled away from the package substrate, wherein the disengaging leaves the carbon nanotubes substantially intact.
17. The arrangement of claim 13, wherein the plurality of connectors on the flip chip die are spaced at a distance of less than about 10 nanometers and wherein each of the connectors has at least one carbon nanotube extending therefrom and coupled to a corresponding contact region on the package substrate.
18. An integrated circuit arrangement (400) comprising: a supporting structure (410) having conductive contact region (412, 414, 416) for coupling to integrated circuits; an integrated circuit die (420) having a metal layer (422) at a surface thereof, the metal layer being adapted for coupling with carbon nanotubes under force for making a conductive connection with the carbon nanotubes; and a plurality of carbon nanotubes (430) extending from the conductive contact region (416) and having ends embedded the metal layer at the integrated circuit die, the carbon nanotubes conductively coupling the supporting structure with the integrated circuit die.
19. The arrangement of claim 18, wherein the supporting structure is a substrate having a conductive die attach pad from which the carbon nanotubes extend.
20. The arrangement of claim 18, wherein the supporting structure is a leadframe having a conductive die attach region from which the carbon nanotubes extend.
21. The arrangement of claim 18, wherein the supporting structure has a conductive die attach region and conductive traces, further comprising wirebond connectors coupled between the conductive traces and the integrated circuit die.
22. A method for manufacturing an integrated circuit device, the method comprising: providing an integrated circuit die (220) having a circuit connector (222); providing a supporting substrate (211) having a circuit contact region (212, 234); coupling a first end of a carbon nanotube (232) to one of the circuit connector and the contact region and pressing an opposing end of the carbon nanotube into the other one of the circuit connector and the contact region.
23. The method of claim 22, wherein coupling a first end of a carbon nanotube to one of the circuit connector and the contact region includes growing the carbon nanotube from one of the circuit connector and the contact region.
24. The method of claim 23, further comprising pressing a free end of the grown carbon nanotube into the other one of the circuit connector and the contact region.
25. The method of claim 22, further comprising softening the other one of the circuit connector and the contact region, prior to pressing the opposing end of the carbon nanotubes into the other one of the circuit connector and the contact region.
26. The method of claim 22, wherein the integrated circuit die is a flip chip die having a plurality of circuit connectors, wherein coupling the first end of a carbon nanotube includes growing at least one carbon nanotube from each of the plurality of circuit connectors with a free end of the carbon nanotubes extending away from the flip chip die, and wherein pressing an opposing end of the carbon nanotube includes pressing fee ends into contact regions on the supporting substrate, the carbon nanotubes forming an electrical connection between the circuit connectors and a corresponding contact region.
27. The method of claim 22, wherein the integrated circuit die has a conductive layer on a surface thereof, wherein coupling a first end of a carbon nanotube to one of the circuit connector and the contact region includes coupling a first end of a carbon nanotube to the contact region and wherein pressing an opposing end of the carbon nanotube into the other one of the circuit connector and the contact region includes pressing an opposing end of the carbon nanotube into the conductive layer of the integrated circuit.
28. The method of claim 22, wherein the integrated circuit die has a plurality of circuit connectors and wherein coupling a first end of a carbon nanotube includes coupling a plurality of carbon nanotubes to the circuit connectors.
29. The method of claim 28, further comprising forming the circuit connectors spaced from other circuit connectors at a distance of less than about 10 nanometers.
30. The method of claim 29, wherein the carbon nanotubes are coupled to the circuit connectors without using a flowing connecting material.
31. The method of claim 28, wherein providing an integrated circuit die having a circuit connector and providing a supporting substrate having a circuit contact region includes defining the circuit connector and the circuit contact region with a photolithography approach.
32. The method of claim 28, wherein providing a supporting substrate includes providing a BGA substrate, further comprising forming the circuit connectors spaced from other circuit connectors at a distance of less than about 100 microns.
33. The method of claim 22, after coupling a first end of a carbon nanotube to one of the circuit connector and the contact region and pressing an opposing end of the carbon nanotube into the other one of the circuit connector and the contact region, further comprising: heating the other one of the circuit connector and the contact region; and after heating, pulling the carbon nanotube from the other one of the circuit connector and the contact region and thereby disconnecting the carbon nanotube from the other one of the circuit connector and the contact region.
PCT/IB2005/053625 2004-11-04 2005-11-04 Semiconductor chip connection based on carbon nanotubes WO2006048846A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US62541304P 2004-11-04 2004-11-04
US60/625,413 2004-11-04

Publications (2)

Publication Number Publication Date
WO2006048846A2 true WO2006048846A2 (en) 2006-05-11
WO2006048846A3 WO2006048846A3 (en) 2006-09-21

Family

ID=35892640

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2005/053625 WO2006048846A2 (en) 2004-11-04 2005-11-04 Semiconductor chip connection based on carbon nanotubes

Country Status (2)

Country Link
TW (1) TW200629511A (en)
WO (1) WO2006048846A2 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009008842A1 (en) * 2007-07-12 2009-01-15 Agency For Science, Technology And Research A method for electrical interconnection and an interconnection structure
EP2145854A1 (en) * 2008-07-18 2010-01-20 Thales MEMS device comprising an electro-mecanical nanotube-based interface between a component and its support
DE102009059304A1 (en) 2009-12-23 2011-06-30 CiS Forschungsinstitut für Mikrosensorik und Photovoltaik GmbH, 99099 Electronic/optical component i.e. electronic sensor, for use as catheter for examining hollow organs of e.g. animals, has wedge-shaped nano-objects penetrated into insulation to mount electrical or optical conductor on component
US8399982B2 (en) * 2004-11-04 2013-03-19 Taiwan Semiconductor Manufacturing Company, Ltd. Nanotube-based directionally-conductive adhesive
US8647922B2 (en) 2007-11-08 2014-02-11 Nanyang Technological University Method of forming an interconnect on a semiconductor substrate
EP2945189A4 (en) * 2013-01-09 2016-11-16 Hitachi Ltd Semiconductor device and method for manufacturing same
US10840203B2 (en) 2016-05-06 2020-11-17 Smoltek Ab Assembly platform

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6297063B1 (en) * 1999-10-25 2001-10-02 Agere Systems Guardian Corp. In-situ nano-interconnected circuit devices and method for making the same
WO2002099845A2 (en) * 2001-06-06 2002-12-12 Infineon Technologies Ag Electronic chip and electronic chip assembly
US20030046809A1 (en) * 2001-09-11 2003-03-13 Egon Mergenthaler Method of connecting a device to a support, and pad for establishing a connection between a device and a support
TW582104B (en) * 2002-11-08 2004-04-01 Ind Tech Res Inst Self-assembled nanometer conductive bump and its manufacturing method
US20040066610A1 (en) * 2002-09-12 2004-04-08 Kabushiki Kaisha Toyota Chuo Kenkyusho Pressure-welded semiconductor device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6297063B1 (en) * 1999-10-25 2001-10-02 Agere Systems Guardian Corp. In-situ nano-interconnected circuit devices and method for making the same
WO2002099845A2 (en) * 2001-06-06 2002-12-12 Infineon Technologies Ag Electronic chip and electronic chip assembly
US20030046809A1 (en) * 2001-09-11 2003-03-13 Egon Mergenthaler Method of connecting a device to a support, and pad for establishing a connection between a device and a support
US20040066610A1 (en) * 2002-09-12 2004-04-08 Kabushiki Kaisha Toyota Chuo Kenkyusho Pressure-welded semiconductor device
TW582104B (en) * 2002-11-08 2004-04-01 Ind Tech Res Inst Self-assembled nanometer conductive bump and its manufacturing method

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8399982B2 (en) * 2004-11-04 2013-03-19 Taiwan Semiconductor Manufacturing Company, Ltd. Nanotube-based directionally-conductive adhesive
WO2009008842A1 (en) * 2007-07-12 2009-01-15 Agency For Science, Technology And Research A method for electrical interconnection and an interconnection structure
US8647922B2 (en) 2007-11-08 2014-02-11 Nanyang Technological University Method of forming an interconnect on a semiconductor substrate
EP2145854A1 (en) * 2008-07-18 2010-01-20 Thales MEMS device comprising an electro-mecanical nanotube-based interface between a component and its support
FR2933968A1 (en) * 2008-07-18 2010-01-22 Thales Sa ELECTRONIC DEVICE COMPRISING ELECTRONIC COMPONENTS AND AT LEAST ONE NANOTUBE INTERFACE AND METHOD OF MANUFACTURE
US8253209B2 (en) 2008-07-18 2012-08-28 Thales Electromechanical device comprising electronic components and at least one nanotube-based interface, and manufacturing method
DE102009059304A1 (en) 2009-12-23 2011-06-30 CiS Forschungsinstitut für Mikrosensorik und Photovoltaik GmbH, 99099 Electronic/optical component i.e. electronic sensor, for use as catheter for examining hollow organs of e.g. animals, has wedge-shaped nano-objects penetrated into insulation to mount electrical or optical conductor on component
DE102009059304B4 (en) * 2009-12-23 2014-07-03 CiS Forschungsinstitut für Mikrosensorik und Photovoltaik GmbH Silicon chip with a cable attached to it and procedures for attaching the cable
EP2945189A4 (en) * 2013-01-09 2016-11-16 Hitachi Ltd Semiconductor device and method for manufacturing same
US10840203B2 (en) 2016-05-06 2020-11-17 Smoltek Ab Assembly platform
US11348890B2 (en) 2016-05-06 2022-05-31 Smoltek Ab Assembly platform

Also Published As

Publication number Publication date
WO2006048846A3 (en) 2006-09-21
TW200629511A (en) 2006-08-16

Similar Documents

Publication Publication Date Title
US8399982B2 (en) Nanotube-based directionally-conductive adhesive
US7301779B2 (en) Electronic chip and electronic chip assembly
JP6149077B2 (en) Connection and bonding of adjacent layers by nanostructures
US6989325B2 (en) Self-assembled nanometer conductive bumps and method for fabricating
US8680677B2 (en) Carbon nanotube-based conductive connections for integrated circuit devices
US6358627B2 (en) Rolling ball connector
US8681500B2 (en) Integrated circuit nanotube-based subsrate
WO2006048846A2 (en) Semiconductor chip connection based on carbon nanotubes
US7479702B2 (en) Composite conductive film and semiconductor package using such film
US20070252288A1 (en) Semiconductor module and method for forming the same
JPH06504880A (en) package
JP3839405B2 (en) Integrated circuit package
JP3839404B2 (en) Multi-chip integrated circuit package
US20080017981A1 (en) Compliant Bumps for Integrated Circuits Using Carbon Nanotubes
US6271599B1 (en) Wire interconnect structure for electrically and mechanically connecting an integrated circuit chip to a substrate
TWI358115B (en) Embedded semiconductor package structure
CN1971896B (en) Macromolecule conductive film structure and its semiconductor assembly encapsulation structure
JPH01302827A (en) Electrical circuit device
JPH01302732A (en) Electric circuit device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 05819758

Country of ref document: EP

Kind code of ref document: A2