WO2006048396A2 - Mikrocontrollersystem - Google Patents
Mikrocontrollersystem Download PDFInfo
- Publication number
- WO2006048396A2 WO2006048396A2 PCT/EP2005/055558 EP2005055558W WO2006048396A2 WO 2006048396 A2 WO2006048396 A2 WO 2006048396A2 EP 2005055558 W EP2005055558 W EP 2005055558W WO 2006048396 A2 WO2006048396 A2 WO 2006048396A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- microcontroller
- state
- power consumption
- timer
- status register
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
Definitions
- the present invention relates to a microcontroller system with a microcontroller which can be switched between an operating state with a high power consumption and an operating state with limited power consumption.
- the functions of the microcontroller which are available in the state of high power consumption are not or only to a limited extent available.
- Such microcontrollers have been developed for applications in which phases in which the microcontroller is heavily utilized alternate with phases in which the microcontroller is idle or underloaded. By switching the microcontroller to the state of limited power consumption during the inactivity phases, the average power consumption of the microcontroller system can be considerably reduced, which is advantageous in particular when it is used with mains-independent power supply.
- the present invention provides a micro-controller system which satisfies this requirement. It comprises a microcontroller, which can be switched over between a state with high power consumption and a state with limited power consumption, a status register, a timer and a first logic gate, which is connected to the timer and the status register and upon receipt of a Timing signal from the timer causes a transition of the microcontroller from the state of limited power consumption in the state of high power consumption, if the content of the status register has a first predetermined value. As soon as the status register loses this predetermined value, either because it is being overwritten by the microcontroller or due to the access of any other circuit element, the microcontroller system no longer returns to the state of high power consumption. Preferably, when the content of the status register is changed to a second value upon receipt of the Zeitablauf ⁇ , the microcontroller is completely off.
- the microcontroller is set up to carry out a transition from the state of high power consumption to the state of limited power consumption under the control of its own operating program. This allows the microcontroller to automatically return to the reduced power state after it has transitioned to the high power state, caused by the timing signal.
- the microcontroller able to execute program instructions, but not in the state of limited power consumption.
- contents of registers of the microcontroller are expediently retained in the state of limited power consumption, so that the data stored in the previously stored data is immediately available to the microcontroller upon transition to the state of high power consumption.
- the status register should preferably be writable by the microcontroller.
- the microcontroller has at any time, at least when it is in the high power consumption state, an opportunity to specify on the basis of current operating conditions whether this condition occurs after a temporary period Transition to the state of limited soup ⁇ recording to be restored or not.
- a monitoring circuit for measuring the residual capacity of an energy source which is fed to the microcontroller system overwrites the status register when the residual capacity of the energy source falls below a critical value, thus returning to the high power consumption state If this could lead to excessive exhaustion of the energy source.
- the timer preferably generates the timing signal with a predetermined delay after a transition of the microcontroller from the high power consumption state to the power limited state, such that as long as the register contains the first value, the microcontroller cyclically enters the delay time set in FIG returns the state of limited power consumption.
- the value of the delay can be set by the microcontroller.
- the microcontroller and the timer are preferably implemented in a common circuit module.
- the microcontroller system comprises a voltage supply circuit which is designed to deliver a set of several supply potentials, not all of which are in the state. limited power consumption of the microcontroller are required, this power supply circuit is preferably switchable between a state in which it provides the full set of supply potentials, and a state in which it is at least one of the limited to operate the microcontroller in the state soup ⁇ intake does not supply required supply potentials. In this way, the power loss of the power supply circuit can be reduced in times of limited power consumption of the microcontroller, thereby further extending the service life of a battery.
- a reset gate of the microcontroller is preceded by a logic gate which, in the state of limited power consumption, does not pass reset commands to the microcontroller.
- a logic gate is particularly expedient for suppressing reset commands which are always generated by a known operating voltage monitoring circuit when an operating voltage monitored by it leaves an admissible interval, which in the state of high power consumption becomes one Malfunction of the microcontroller.
- FIG. 1 shows a block diagram of a microcontroller system according to the invention.
- the microcontroller system shown in FIG. 1 comprises a microcontroller 1 which reads and executes a normal operating state with high power consumption in which it is able to display a drive program stored in a memory (not shown in the figure), can be switched into a state with limited power consumption, in which it is no longer able to process the operating program, but in which the contents of the registers of the microcontroller or at least a part of these registers and a (also not shown) read-write memory to which the microcontroller 1 accesses, remain intact and an internal timer 2 of the microcontroller remains functional.
- the microcontroller 1 receives a plurality of supply potentials from an integrated voltage supply module 3, also referred to as a voltage supply 3 for short.
- VKAP Of the plurality of potentials provided by the power supply 3, only one, referred to as VKAP in the figure, is required to maintain the state of limited power consumption of the microcontroller 1.
- the potential VKAP is for example about 2.6 V.
- Supply lines for only in the state of high power consumption of the microcontroller 1 required supply potentials are in the figure as a Dashed line between the power supply 3 and the microcontroller 1 symbolizes.
- the microcontroller system receives from the outside an on / off signal PWR, which, if the microcontroller system is installed in a motor vehicle, for example, can be derived from the ignition and switched off ignition Massepe ⁇ gel according to a logic value zero and the ignition is switched on, for example, a Potenti ⁇ al of +12 V corresponding to logical one.
- the on / off signal PWR is directly connected to a switching input of the power supply 3.
- the power supply supplies a status signal ST with a level of 5 or 0 V.
- the status signal ST is generated by a voltage divider comprising resistors 4 5, which reduces the 5V level to 2.6 V, applied to a first input of a NOR gate 8.
- the second input of the NOR gate 8 is connected to VKAP via a low pass, consisting of a capacitor 6 and a resistor 7, and two inverting Schmitt triggers 9, 10 connected in series.
- the output of the NOR gate 8 is connected to a low-active clear input CL of a first D flip-flop 11.
- the flip-flop 11 further has a high-active set input PR, which is connected directly to VKAP, one NEN clock input CLK, which receives a time inverted by an inverting Schmitt trigger 12 Zeitablauf ⁇ signal T EXP from the timer 2, and a data input D, which is connected directly to VKAP.
- a first input of an OR gate 13 is connected, whose second input is connected to a reset output RST_OUT thedersver ⁇ supply 3 and its output with a reset input RST_IN the microcontroller. 1 connected is.
- a second D flip-flop 16 is identical in construction to the flip-flop 11.
- the data input D of the flip-flop 16 is connected to a wake-up request signal AUFW of the microcontroller 1, which is divided by a voltage divider comprising resistors 21, 22 from the usual TTL output level of 5V of the microcontroller is divided down to 2.6V according to the supply potential VKAP of the flip-flop 16.
- the clock signal at the input CLK of the flip-flop 16 originates from a NAND gate 17 which receives at its first input the timer sequence signal T EXP and at the second input the output signal of a further NAND gate 18.
- the outputs of the OR gate 13 or the output of the voltage divider 4, 5 are connected to the inputs of the NAND gate 18 again.
- the inverted output signal Q of the flip-flop 16 is connected, via a NAND gate 19, to the timer sequence signal T_EXP, to a control input KAP_ON and, via a NOR gate 20, to the in ⁇ timed time signal from the Schmitt trigger 12 linked to a control input REAKT the voltage supply 3 at.
- the voltage divider 4, 5 are derived from the status signal ST 2.6 V, corresponding to a logic one level, to an input of the NOR gate 8, so that the NOR gate 8, regardless of its other input signal, an output signal with logic level Zero to the low-active clear input CL of the flip-flop 11 supplies.
- the value appears logical zero, so that the OR gate 13 supplies the value of logic zero to the reset input RST IN of the microcontroller 1.
- the microcontroller is thus set back continuously in this phase. As soon as the supply voltages supplied by the power supply 3 are stable, the reset output RST OUT changes to logic one. Since the content of the flip-flop 11 does not change in the meantime, the logic one level also reaches the reset input RST_IN of the microcontroller 1 so that it can no longer be reset and begin to process its work program.
- the work program checks for certain registers and RAM memory areas whether they contain data obtained from an earlier operating phase of the microcontroller 1 or random values resulting from the power on.
- the type of check depends on how this data has been backed up by the operating program during the previous phase of operation.
- One way to make this test is z. For example, one of a plurality of registers or RAM memory cells to reserve one, which is described with Pari ⁇ tuschsbits or another type of Integrticians ⁇ test information of the other registers or Speicher ⁇ cells.
- the microcontroller recalculates the integrity check information for the other registers or memory cells and compares the result to the contents of the one register or cell.
- the calculated and the integrity check information found in the one register or the one memory cell do not match.
- the memory contents are worthless and must be reinitialized. If there is a match, The memory contents are usable data with a probability of l-2 n (if n is the number of bits of the integrity check information).
- Another possibility for securing data to be saved is to save not only the actual value of each data to be saved, but also its bit-wise negation, and to check this at the restart.
- the voltage supply 3 sets the generation of all supply voltages with the exception of VKAP.
- the microcontroller 1 decides whether it should be completely switched off or whether it should be activated again at a later time, and sets an internal register 23 to logic zero or logic one as a function of this decision , the content of which is outputted as an output signal AUFW designated as a "wake-up request signal" at a terminal of the microcontroller 1.
- AUFW is set to zero and the timer output T EXP transitions from one to zero. This results in each case a rising edge at the clock inputs CLK of the flip-flops 11, 16, which causes them to take over the value applied to their respective data input D D. In the case of the flip-flop 11, this is the value one, since the voltage supply 3 still supplies the supply voltage VKAP. In the flip-flop 16, it is the value zero of the wake-up request signal AUFW.
- the microcontroller 1 initializes the timer 2 with a predetermined delay time, sets it in progress and enters the state of limited power consumption.
- the microcontroller 1 decides to go again after switching off the ignition in the state of increased power consumption, in which it is fully operational.
- the microcontroller 1 sets the internal register 23 and thus the wake-up request signal AUFW to the value one before it enters the state of limited power consumption and T_EXP goes to zero, and consequently the value one is stored in the flip-flop 16.
- the Zeit ⁇ encoder 2 expires and the output T EXP again assumes the value one, is at the other input of the NOR gate 19 is also one, so that the NOR gate 19 continuously the level 1 to the input KAP ON of the power supply 3 supplies. The Generation of VKAP is thus not set with expiration of the timer 2.
- the NOR gate 20 receives before the expiration of the timer 2, the value zero from the output Q of the Flip ⁇ flops 16 and the value of one of the T_EXP ange ⁇ closed inverting Schmitt trigger 12 and supplies zero level to a reactivation input REAKT the power supply At the end of the timer, the output signal of the Schmitt trigger 12 goes to zero and thus that of the NOR gate 20 to unity.
- the power supply 3 is thereby reactivated and also resumes generating all other supply voltages besides VKAP.
- the voltage supply 3 keeps the reset output RST_OUT to zero, as long as the supply voltages are not stable again.
- the flip-flop 11 is reset to zero and pulls the reset input RST_IN of the microcontroller 1 via the OR gate 13 at the logic zero level. This forces a reset of the microcontroller 1. This now restarts its work program with the memory and register contents that have remained unchanged since switching off.
- the microcontroller 1 decides once again whether it must be activated again or can be permanently switched off, sets the value of the wake-up request signal AUFW accordingly, sets T_EXP to zero, the flip-flops 11, 16 To trigger, the timer 2 starts and causes the power supply 3, the generation of all supply voltage supply except VKAP set.
- microcontroller 1 If the microcontroller 1 is in a state of limited power consumption, it is also possible at any time to restore the full operability of the microcontroller system by actuating the ignition of the vehicle.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05801276A EP1810115A2 (de) | 2004-11-03 | 2005-10-26 | Mikrocontrollersystem |
US11/666,784 US20110099401A1 (en) | 2004-11-03 | 2005-10-26 | Microcontroller system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004053159A DE102004053159A1 (de) | 2004-11-03 | 2004-11-03 | Mikrocontrollersystem |
DE102004053159.5 | 2004-11-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006048396A2 true WO2006048396A2 (de) | 2006-05-11 |
WO2006048396A3 WO2006048396A3 (de) | 2006-07-27 |
Family
ID=35455323
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2005/055558 WO2006048396A2 (de) | 2004-11-03 | 2005-10-26 | Mikrocontrollersystem |
Country Status (5)
Country | Link |
---|---|
US (1) | US20110099401A1 (de) |
EP (1) | EP1810115A2 (de) |
CN (1) | CN101052935A (de) |
DE (1) | DE102004053159A1 (de) |
WO (1) | WO2006048396A2 (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8674543B2 (en) * | 2010-12-22 | 2014-03-18 | Lg Electronics Inc. | Electronic device for controlling consumption power and method of operating the same |
KR102088865B1 (ko) * | 2012-09-03 | 2020-03-13 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 마이크로 컨트롤러 |
KR102168987B1 (ko) | 2012-10-17 | 2020-10-22 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 마이크로컨트롤러 및 그 제조 방법 |
US10126724B2 (en) * | 2016-03-07 | 2018-11-13 | Haier Us Appliance Solutions, Inc. | Low power management system |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3411308A1 (de) * | 1983-04-21 | 1984-10-25 | Siemens AG, 1000 Berlin und 8000 München | Schutzschaltung fuer mikrocomputer |
DE4123811A1 (de) * | 1991-07-18 | 1993-01-21 | Bosch Gmbh Robert | Verfahren zum betreiben eines mikroprozessors |
EP0608524A2 (de) * | 1993-01-28 | 1994-08-03 | Robert Bosch Gmbh | Vorrichtung zum Betreiben eines Mikroprozessors |
US6065123A (en) * | 1995-03-06 | 2000-05-16 | Intel Corporation | Computer system with unattended on-demand availability |
DE10125204A1 (de) * | 2000-05-31 | 2002-01-31 | Volkswagen Ag | Niveaugeregeltes Federungssystem |
DE10109796A1 (de) * | 2001-03-01 | 2002-09-05 | Bosch Gmbh Robert | Schaltung und Verfahren zur Vorgabe eines Startsignals für einen Controller |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3256920B2 (ja) * | 1994-04-13 | 2002-02-18 | 古河電気工業株式会社 | 多重伝送装置 |
US6272642B2 (en) * | 1998-12-03 | 2001-08-07 | Intel Corporation | Managing a system's performance state |
US6665802B1 (en) * | 2000-02-29 | 2003-12-16 | Infineon Technologies North America Corp. | Power management and control for a microcontroller |
US7023224B2 (en) * | 2002-03-18 | 2006-04-04 | Delphi Technologies, Inc. | Low power absolute position sensor and method |
US7376854B2 (en) * | 2004-03-31 | 2008-05-20 | Intel Corporation | System for enabling and disabling voltage regulator controller of electronic appliance according to a series of delay times assigned to voltage regulator controllers |
-
2004
- 2004-11-03 DE DE102004053159A patent/DE102004053159A1/de not_active Withdrawn
-
2005
- 2005-10-26 WO PCT/EP2005/055558 patent/WO2006048396A2/de active Application Filing
- 2005-10-26 EP EP05801276A patent/EP1810115A2/de not_active Withdrawn
- 2005-10-26 US US11/666,784 patent/US20110099401A1/en not_active Abandoned
- 2005-10-26 CN CNA2005800379587A patent/CN101052935A/zh active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3411308A1 (de) * | 1983-04-21 | 1984-10-25 | Siemens AG, 1000 Berlin und 8000 München | Schutzschaltung fuer mikrocomputer |
DE4123811A1 (de) * | 1991-07-18 | 1993-01-21 | Bosch Gmbh Robert | Verfahren zum betreiben eines mikroprozessors |
EP0608524A2 (de) * | 1993-01-28 | 1994-08-03 | Robert Bosch Gmbh | Vorrichtung zum Betreiben eines Mikroprozessors |
US6065123A (en) * | 1995-03-06 | 2000-05-16 | Intel Corporation | Computer system with unattended on-demand availability |
DE10125204A1 (de) * | 2000-05-31 | 2002-01-31 | Volkswagen Ag | Niveaugeregeltes Federungssystem |
DE10109796A1 (de) * | 2001-03-01 | 2002-09-05 | Bosch Gmbh Robert | Schaltung und Verfahren zur Vorgabe eines Startsignals für einen Controller |
Also Published As
Publication number | Publication date |
---|---|
CN101052935A (zh) | 2007-10-10 |
DE102004053159A1 (de) | 2006-05-04 |
EP1810115A2 (de) | 2007-07-25 |
US20110099401A1 (en) | 2011-04-28 |
WO2006048396A3 (de) | 2006-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69727355T2 (de) | Anordnung und Verfahren zur Taktsequenzierung in einem Datenverarbeitungssystem | |
DE102014219905B4 (de) | Konfiguration von Leistungsdomänen eines Mikrocontroller-Systems | |
DE112008004030B4 (de) | Leistungsverwaltung in einem System mit einem Prozessor und einem Spannungswandler, der eine Leistungsspannung zu dem Prozessor liefert | |
DE3335145A1 (de) | Synchron arbeitender taktunterbrecher fuer mikroprozessoren | |
DE102006048319A1 (de) | Multichip-Halbleiterspeicherelement | |
DE102015107671A1 (de) | Steuerung und Diagnose einer Steuerungs-Wakeup-Funktionalität | |
DE102018101028B3 (de) | Mikrocontrollersystem mit schaltungsinternem Debugger | |
DE102005037635A1 (de) | Hardwaresteuerung für den Wechsel des Betriebsmodus eines Speichers | |
EP1612648A2 (de) | Konfiguration von Bauelementen bei einem Übergang von einem Niedrigleistungs-Betriebsmodus in einen Normalleistungs-Betriebsmodus | |
DE19639644A1 (de) | Verfahren und Anordnung zur Steuerung von Funktionen in einer programmgesteuerten Schaltungsanordnung bei Ausfall der Betriebsspannung | |
DE112011105644T5 (de) | Ladungssparende Power-Gate-Vorrichtung und Verfahren | |
DE3644631A1 (de) | Unregelmaessigkeiten ermittelnder mikrocomputer | |
WO2006048396A2 (de) | Mikrocontrollersystem | |
EP0284606B1 (de) | Vorrichtung zum rücksetzen von recheneinrichtungen | |
DE19744375A1 (de) | Steuerschaltung für einen Microcontroller | |
DE10223773A1 (de) | Schaltungsanordnung und Verfahren zur Überwachung eines Mikrocontrollers | |
EP2159667A2 (de) | Computersystem und Verfahren zum Energie sparenden Betrieb eines Computersystems | |
DE4123811A1 (de) | Verfahren zum betreiben eines mikroprozessors | |
DE102007055231A1 (de) | Stromversorgungsschaltung für ein elektronisches Gerät, Computer mit einer Stromversorgungsschaltung und Energiesparverfahren | |
DE60131606T2 (de) | Steuerverfahren für die Reinigung eines Aufzeichnungskopfes, Reinigungssteuerung zur Durchführung des Verfahrens, und Aufzeichnungsgerät mit dieser Reinigungssteuerung | |
DE102022101557B3 (de) | Verfahren zum Steuern eines Betriebszustands eines Computersystems und derartiges Computersystem | |
DE102019214168A1 (de) | Verfahren zum Betrieb eines Batteriemoduls und Batteriemodul | |
DE19541734C2 (de) | Schaltungsanordnung zur Durchführung eines Reset | |
EP0852764B1 (de) | Vorrichtung zum übertragen von daten | |
DE112018004718T5 (de) | Ermöglichung eines frühzeitigen vorladens für spitzenleistungsanwendungen in net zero energy-vorrichtungen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005801276 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 200580037958.7 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2005801276 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11666784 Country of ref document: US |