WO2006044061A2 - Die attach paddle for mounting integrated circuit die - Google Patents
Die attach paddle for mounting integrated circuit die Download PDFInfo
- Publication number
- WO2006044061A2 WO2006044061A2 PCT/US2005/032386 US2005032386W WO2006044061A2 WO 2006044061 A2 WO2006044061 A2 WO 2006044061A2 US 2005032386 W US2005032386 W US 2005032386W WO 2006044061 A2 WO2006044061 A2 WO 2006044061A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- die
- attach paddle
- integrated circuit
- electrical package
- set area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/411—Chip-supporting parts, e.g. die pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/424—Cross-sectional shapes
- H10W70/427—Bent parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/456—Materials
- H10W70/457—Materials of metallic layers on leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/464—Additional interconnections in combination with leadframes
- H10W70/465—Bumps or wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/464—Additional interconnections in combination with leadframes
- H10W70/468—Circuit boards
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07531—Techniques
- H10W72/07532—Compression bonding, e.g. thermocompression bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07531—Techniques
- H10W72/07532—Compression bonding, e.g. thermocompression bonding
- H10W72/07533—Ultrasonic bonding, e.g. thermosonic bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/547—Dispositions of multiple bond wires
- H10W72/5473—Dispositions of multiple bond wires multiple bond wires connected to a common bond pad
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5524—Materials of bond wires comprising metals or metalloids, e.g. silver comprising aluminium [Al]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5525—Materials of bond wires comprising metals or metalloids, e.g. silver comprising copper [Cu]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/59—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Definitions
- the present invention relates to packaging of semiconductor integrated circuits. More particularly, the present invention relates to a device and method for preventing electrical shorts between lead wires in integrated circuit packaging.
- a semiconductor device has fixed input/output (I/O) lines and interconnection with an external package can be difficult. This difficulty may lead to a redesign of an entire integrated circuit to avoid long lead wires from the device to the package. Additionally, any lead lines that cross over each other have a potential for developing an electrical short . Therefore, the interconnection of semiconductor devices with device packages is a major challenge in the art.
- I/O input/output
- the integrated circuit devices are mounted on a surface of a mounting substrate and layers of interconnect lines and vias are formed that connect the devices to surrounding circuitry.
- Many different packaging approaches are known and have been used for mounting and interconnecting semiconductor devices, such as Dual-In-Line Packages (DIP) , Pin Grid Arrays (PGA) , Plastic Leaded Chip Carriers (PLCC) and Quad Flat Packages (QFP) .
- DIP Dual-In-Line Packages
- PGA Pin Grid Arrays
- PLCC Plastic Leaded Chip Carriers
- QFP Quad Flat Packages
- a maximum allowable bond wire length in package assembly is typically in a 3.8 mm - 4.6 mm (150 mil - 180 mil) range.
- a distance between the die on the package lead bond post increases since the standard packages tend to remain the same size. This increase in distance between the integrated circuit package and the integrated circuit die can sometimes result in wire leads in excess of 5 mm (200 mil) or more. This long lead length can create assembly defects of wire-sweep during a molding operation resulting in potential electrical shorts between adjacent lead wires.
- a bottom die has metal pads patterned to be used as
- jumper pads A lead wire would be bonded from a top integrated circuit die onto the bottom jumper die and then, in turn, to the package lead. This breaks up the long wire into two shorter segments.
- this solution also requires design and fabrication of the jumper die. The jumper die, together with a stack die assembly, is a significant cost to a final assembled package.
- Fig. IA shows a cross-section of a typical integrated circuit die 101 mounted into a lead frame package 100 (for example, a QFP) .
- the lead frame package 100 includes a die-attach pad 103, die-attach adhesive 105, a plurality of lead frames 107, electrically- insulating adhesive 109, and a plurality of wire leads HlA.
- a mold compound 113 is used to encapsulate and complete the lead frame package 100.
- Fig. IB shows a bottom jumper die 115.
- a plurality of bond wire leads HlB are connected from the integrated circuit die 101 to the bottom jumper die 115 and then to the plurality of lead frames 107, thus eliminating overly long bond wires.
- An integrated circuit die for example, a logic die, with 700 circuits and three layers of wiring has approximately 5 m of aluminum wiring on a chip less than 5 mm square. There are over 17,000 via connections from level to level through an insulator film of SiO 2 . Yet, the conductor capacity in the die greatly lags behind the densification of the silicon devices. Most of the area of the die (approximately two-thirds) , still serves as a platform for wiring.
- the present invention eliminates the problem with long lead wires and jumper dice by forming a down- set area on a die-attach paddle to which lead wires may be bonded prior to being connected to lead fingers (i.e., the electrical "pins" of, for example, a quad flat pack) of the electrical package.
- the die-attach paddle is an apparatus onto which an integrated circuit die is mounted prior to a commencement of wire bonding operations.
- the present invention therefore comprises a die-attach paddle for mounting the integrated circuit die.
- the die-attach paddle has at least one down-set area located on a periphery of the die-attach paddle.
- the down-set area has an upper surface and a lower surface, with the upper surface configured to electrically couple a first end of a first electrically conductive lead wire.
- a second end of the first electrically conductive lead wire is bonded to the integrated circuit die.
- the upper surface is further configured to electrically couple a first end of a second electrically conductive lead wire and a second end of the second electrically conductive lead wire is bonded to a lead finger of the electrical package.
- the present invention is also a method for attaching an integrated circuit die to an electrical package.
- the method comprises forming a down-set on a periphery of a die-attach paddle and adhering the integrated circuit die to an uppermost portion of the die-attach paddle.
- a first end of a first lead wire is bonded to the integrated circuit die and the second end of the first lead wire is bonded to the down-set portion of the die-attach paddle.
- a first end of a second lead wire is bonded to the down-set portion of the die-attach paddle and a second end of the second lead wire is bonded to a lead finger of the electrical package.
- the integrated circuit die and die-attach paddle are then encapsulated with, for example, an epoxy molding compound.
- any exposed lowermost section of the down-set portion of the die-attach paddle is masked after encapsulation. Exposed areas of the lead fingers are then plated with an electrically conductive material. After plating, the lowermost section of the down-set portion of the die-attach paddle is then unmasked and a lower section of the down-set portion of the die-attach paddle is removed with a chemical etchant. Additionally, any conductive material plated onto an uppermost surface of the down-set area is removed by chemical etching. Any void left by removing the conductive material and the lower section of the down-set portion of the die-attach paddle is then filled with epoxy.
- FIG. IA is a cross-section of a prior art integrated circuit package.
- Fig. IB is a cross-section of a prior art integrated circuit package incorporating a jumper die.
- Fig. 2 is a cross-section of an exemplary embodiment of the present invention showing the die paddle down-set.
- Fig. 3 is the die paddle down-set of Fig. 2 showing bond wire leads attached.
- Fig. 4 is the die paddle down-set of Fig. 3 after encapsulation.
- Fig. 5 is the die paddle down-set of Fig. 4 incorporating a temporary mechanical mask to prevent plating onto an exposed area of the down-set.
- Fig. 6 is the die paddle down-set of Fig. 5 after removal of the temporary mechanical mask and etching of the exposed area of the down-set.
- Fig. 7 is the die paddle down-set of Fig. 6 after an etch of exposed plating.
- Fig. 8 is the die paddle down-set of Fig. 7 after performing a void filler operation.
- Fig. 9 is an exemplary flowchart for a method of mounting an integrated circuit into an electrical package of the present invention.
- a down-set is formed on a periphery of a die-attach paddle 201.
- a typical material used for fabrication of the die-attach paddle 201 and lead finger 203 is copper, although other materials may readily be employed.
- An uppermost surface of both the die-attach paddle 201 and the lead finger 203 is plated with a conductive material 205.
- the conductive material 205 is silver.
- another noble metal such as gold or platinum, may be used for the conductive material 205 provided that the conductive material 205 and the bond wire material, described infra, are dissimilar.
- the integrated circuit die 101 is mechanically fastened to the die-attach paddle 201 through the use of a suitable adhesive 207.
- a bond , wire 301 is attached from the integrated circuit die 101 to the down-set portion of the die-attach paddle 201.
- a second bond wire 303 is in electrical communication with the tail of the first bond wire 301 and is attached from the down-set portion of the die-attach paddle 201 to the conductive material 205 on the lead finger 203.
- Wire bonding techniques are well-known in the industry and are used to attach fine lead wires, typically 25 ⁇ m to 75 ⁇ m (1 mil - 3 mil) in diameter, from one bond pad to another to complete an electrical connection in electronic devices. Lead wires are frequently made of gold, aluminum, silver, or copper. Contemporary methods of wire bonding include wedge bonding and ball bonding. Both methods utilize thermocompression, ultrasonic, and/or thermosonic techniques.
- a mold compound forms an encapsulated area 401 (Fig. 4) around the lead wire bonded die-attach paddle 201 and lead finger 203. Notice that the encapsulated area 401 leaves a lowermost portion of the down-set area of the die-attach paddle 201 exposed for later processing (to be described, infra) . With respect to Fig. 5, a plating operation
- a mechanical mask 501 prevents plating from attaching to a lower-most section of the down-set portion of the die-attach paddle 201.
- the mechanical mask 501 may be virtually any material capable of standing the plating operation and which can be readily removed after the plating operation is complete. After plating, the mechanical mask 501 is removed.
- a chemical etchant is subsequently used to remove the lower-most section of the down-set portion of the die-attach paddle 201 (Fig. 6) .
- a copper etchant will effectively remove an exposed area of the die-attach paddle 201, leaving a void 601. Notice that, in this example, the copper etchant does not etch the plated area 503, nor does it etch the conductive material 205.
- An additional chemical etchant step is used to remove a lower-most portion of the conductive material 205, leaving a larger void 701 (Fig. 7) . Notice that the tail and head of the bond wires 301, 303 are in full electrical communication with each other.
- a nonconductive liquid epoxy 801 is used to fill the void 701 left by the chemical etching steps.
- the exemplary flowchart 900 of Fig. 9 begins with forming 901 a down-set on a die-attach paddle.
- the down-set may be applied to one or more edges of a die- attach paddle.
- the down-set area of the die-attach paddle may have individual legs (i.e., one leg for each wire bond pair) which are electrically isolated from each other. In this case, chemical etching of lower portions of the down-set legs would be necessary.
- An integrated circuit die is then attached 903 to an uppermost portion of the die-attach paddle and lead wires are bonded 905 from the die to the down-set area and from the tail of the first lead wire to one or more lead fingers.
- Standard molding procedures are then employed 907 to encapsulate the die, die-attach paddle, lead wires, and portions of the lead fingers.
- the process is complete. If, however, a standard die-attach paddle comprising an electrically conductive material is used, optional steps are employed to electrically isolate each of the sets of wire bond pairs from one another. These optional steps include masking 909 a lower-most portion of the down-set area, performing lead plating 911 (e.g., plating leads with tin-lead or pure tin), etching 913 (e.g., chemically or mechanically etching copper used to construct the die- attach paddle) a lower-most portion of the down-set area, etching 915 (e.g.
- lead plating 911 e.g., plating leads with tin-lead or pure tin
- etching 913 e.g., chemically or mechanically etching copper used to construct the die- attach paddle
- etching 915 e.g.
- any conductive plating material e.g., silver
- filler material e.g., epoxy
- the fabrication process described herein is merely exemplary.
- Other techniques and materials e.g., laminates or ceramics may be readily employed and still be within a scope of the present invention.
- the lead wire bond pairs need not be individual wires, but may simply be one continuous wire in which a center portion of the wire is bonded to an uppermost portion of the down-set area of the die- attach paddle.
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Die Bonding (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/965,653 | 2004-10-13 | ||
| US10/965,653 US7323765B2 (en) | 2004-10-13 | 2004-10-13 | Die attach paddle for mounting integrated circuit die |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2006044061A2 true WO2006044061A2 (en) | 2006-04-27 |
| WO2006044061A3 WO2006044061A3 (en) | 2009-04-09 |
Family
ID=36144434
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2005/032386 Ceased WO2006044061A2 (en) | 2004-10-13 | 2005-09-09 | Die attach paddle for mounting integrated circuit die |
Country Status (3)
| Country | Link |
|---|---|
| US (3) | US7323765B2 (en) |
| TW (1) | TW200618144A (en) |
| WO (1) | WO2006044061A2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7638862B2 (en) | 2004-10-13 | 2009-12-29 | Atmel Corporation | Die attach paddle for mounting integrated circuit die |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7800207B2 (en) * | 2007-10-17 | 2010-09-21 | Fairchild Semiconductor Corporation | Method for connecting a die attach pad to a lead frame and product thereof |
| US7911040B2 (en) * | 2007-12-27 | 2011-03-22 | Stats Chippac Ltd. | Integrated circuit package with improved connections |
| US8810015B2 (en) * | 2009-06-14 | 2014-08-19 | STAT ChipPAC Ltd. | Integrated circuit packaging system with high lead count and method of manufacture thereof |
| US8138595B2 (en) * | 2010-03-26 | 2012-03-20 | Stats Chippac Ltd. | Integrated circuit packaging system with an intermediate pad and method of manufacture thereof |
| US8203201B2 (en) * | 2010-03-26 | 2012-06-19 | Stats Chippac Ltd. | Integrated circuit packaging system with leads and method of manufacture thereof |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6396947A (en) * | 1986-10-13 | 1988-04-27 | Mitsubishi Electric Corp | Lead frame semiconductor device |
| US4771330A (en) * | 1987-05-13 | 1988-09-13 | Lsi Logic Corporation | Wire bonds and electrical contacts of an integrated circuit device |
| US5196992A (en) * | 1989-08-25 | 1993-03-23 | Kabushiki Kaisha Toshiba | Resin sealing type semiconductor device in which a very small semiconductor chip is sealed in package with resin |
| US5157480A (en) * | 1991-02-06 | 1992-10-20 | Motorola, Inc. | Semiconductor device having dual electrical contact sites |
| US5168368A (en) * | 1991-05-09 | 1992-12-01 | International Business Machines Corporation | Lead frame-chip package with improved configuration |
| GB2257827B (en) * | 1991-07-17 | 1995-05-03 | Lsi Logic Europ | Support for semiconductor bond wires |
| JP2809945B2 (en) * | 1992-11-05 | 1998-10-15 | 株式会社東芝 | Semiconductor device |
| JP3220264B2 (en) * | 1992-12-01 | 2001-10-22 | 株式会社東芝 | Semiconductor device |
| US5497032A (en) * | 1993-03-17 | 1996-03-05 | Fujitsu Limited | Semiconductor device and lead frame therefore |
| JP3062691B1 (en) * | 1999-02-26 | 2000-07-12 | 株式会社三井ハイテック | Semiconductor device |
| US6577019B1 (en) * | 2000-01-21 | 2003-06-10 | Micron Technology, Inc. | Alignment and orientation features for a semiconductor package |
| US6603195B1 (en) * | 2000-06-28 | 2003-08-05 | International Business Machines Corporation | Planarized plastic package modules for integrated circuits |
| TW543172B (en) * | 2001-04-13 | 2003-07-21 | Yamaha Corp | Semiconductor device and package, and method of manufacture therefor |
| KR100445072B1 (en) * | 2001-07-19 | 2004-08-21 | 삼성전자주식회사 | Bumped chip carrier package using lead frame and method for manufacturing the same |
| US6900527B1 (en) * | 2001-09-19 | 2005-05-31 | Amkor Technology, Inc. | Lead-frame method and assembly for interconnecting circuits within a circuit module |
| US6908843B2 (en) * | 2001-12-28 | 2005-06-21 | Texas Instruments Incorporated | Method and system of wire bonding using interposer pads |
| US6713852B2 (en) | 2002-02-01 | 2004-03-30 | Texas Instruments Incorporated | Semiconductor leadframes plated with thick nickel, minimum palladium, and pure tin |
| US6818973B1 (en) * | 2002-09-09 | 2004-11-16 | Amkor Technology, Inc. | Exposed lead QFP package fabricated through the use of a partial saw process |
| US7323765B2 (en) | 2004-10-13 | 2008-01-29 | Atmel Corporation | Die attach paddle for mounting integrated circuit die |
-
2004
- 2004-10-13 US US10/965,653 patent/US7323765B2/en not_active Expired - Lifetime
-
2005
- 2005-09-09 WO PCT/US2005/032386 patent/WO2006044061A2/en not_active Ceased
- 2005-09-23 TW TW094132969A patent/TW200618144A/en unknown
-
2007
- 2007-11-16 US US11/941,257 patent/US7638862B2/en not_active Expired - Lifetime
- 2007-11-16 US US11/941,234 patent/US7678618B2/en not_active Expired - Lifetime
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7638862B2 (en) | 2004-10-13 | 2009-12-29 | Atmel Corporation | Die attach paddle for mounting integrated circuit die |
| US7678618B2 (en) | 2004-10-13 | 2010-03-16 | Atmel Corporation | Methods using die attach paddle for mounting integrated circuit die |
Also Published As
| Publication number | Publication date |
|---|---|
| US7638862B2 (en) | 2009-12-29 |
| US20060076657A1 (en) | 2006-04-13 |
| WO2006044061A3 (en) | 2009-04-09 |
| US20080061416A1 (en) | 2008-03-13 |
| TW200618144A (en) | 2006-06-01 |
| US7323765B2 (en) | 2008-01-29 |
| US20080064145A1 (en) | 2008-03-13 |
| US7678618B2 (en) | 2010-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5524322B2 (en) | Leadless integrated circuit package having high density contacts and method of manufacturing the same | |
| US7986032B2 (en) | Semiconductor package system with substrate having different bondable heights at lead finger tips | |
| US7820480B2 (en) | Lead frame routed chip pads for semiconductor packages | |
| CN100499052C (en) | Planar grid array packaging device and manufacturing method thereof | |
| US10593561B2 (en) | Stack frame for electrical connections and the method to fabricate thereof | |
| CN104882417B (en) | Integrating passive Flip-Chip Using | |
| CN105097726A (en) | Packaging structure and packaging method | |
| US7060536B2 (en) | Dual row leadframe and fabrication method | |
| JP2003332508A (en) | Semiconductor device and manufacturing method thereof | |
| JP2001250836A (en) | Semiconductor device and method of manufacturing the same | |
| US7678618B2 (en) | Methods using die attach paddle for mounting integrated circuit die | |
| JP2007088453A (en) | Method for manufacturing a stacked die package | |
| US20070023886A1 (en) | Method for producing a chip arrangement, a chip arrangement and a multichip device | |
| CN107579054A (en) | Lead frame for the connection chip bonding pad of semiconductor packages | |
| TWI582905B (en) | Chip package structure and manufacturing method thereof | |
| CN107316819A (en) | Chip package and chip packaging process | |
| KR100668817B1 (en) | Manufacturing method of semiconductor package | |
| JP2001338933A (en) | Semiconductor package manufacturing method | |
| KR20020049821A (en) | chip scale semiconductor package in wafer level and method for fabricating the same | |
| KR20020056283A (en) | Structure of stack type muli chip semiconductor package and manufacture method the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase | ||
| DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) |