WO2006035017A1 - Elektronisches gerät mit einem mehrschichtigen keramiksubstrat und einem entwärmungskörper - Google Patents
Elektronisches gerät mit einem mehrschichtigen keramiksubstrat und einem entwärmungskörper Download PDFInfo
- Publication number
- WO2006035017A1 WO2006035017A1 PCT/EP2005/054822 EP2005054822W WO2006035017A1 WO 2006035017 A1 WO2006035017 A1 WO 2006035017A1 EP 2005054822 W EP2005054822 W EP 2005054822W WO 2006035017 A1 WO2006035017 A1 WO 2006035017A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electronic device
- ceramic substrate
- integrated circuit
- heat
- entwärmungskörper
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
- H01L2924/1616—Cavity shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19106—Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/1056—Metal over component, i.e. metal plate over component mounted on or embedded in PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0058—Laminating printed circuit boards onto other substrates, e.g. metallic substrates
- H05K3/0061—Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
Definitions
- the invention relates to an electronic device with a multilayer ceramic substrate according to the preamble of the independent claim.
- Known electronic devices are often constructed as follows: Integrated circuits (IC) are mounted as so-called “bare dies” by adhesive mounting on a multilayer ceramic, such as an LTCC, and connected by gold bonds with other electronic components.
- a multilayer ceramic is usually flat by means of a thermal adhesive on a metallic, preferably aluminum
- thermal vias are provided in the multilayer ceramic. These vias are usually located directly below such a circuit and extend from an underside of such a circuit to the adhesive surface. These vias are filled with a thermally conductive paste and thus dissipate the heat well.
- the disadvantage of such an arrangement however, that the multi-layer ceramic is mounted flat on the base plate, and thus only one side, namely the top of the multilayer ceramic, can be equipped with electronic components.
- the inventive electronic device with a multilayer ceramic substrate having the features of the main claim has the advantage that by the placement of the ceramic substrate with the integrated circuit as a flip-chip on the one hand and the This arrangement of the integrated circuit between the ceramic substrate and the Entracermungs redesign on the other hand and in addition a varnishleitmedium between the integrated circuit and the Entracermungs redesign allows particularly good heat dissipation from the integrated circuit to the Entracermungs endeavor is made possible.
- the missing vias increase the available circuit area.
- the two-sided assembly of the substrate ultimately results in a denser packing and thus this electronic device can be made smaller.
- the at least one integrated circuit protrudes into a cavity of the Entracermungs emotionss, so it can be a particularly space-saving arrangement allow, which also requires no other components, for example, for height adjustment between the support side of the ceramic substrate and Entracermungsharm.
- the cavity is a stamping. This means that the cavity is made by massive forming and thus easy and fast to produce.
- the multilayer ceramic substrate has edge regions which at least partly rest on the heat-dissipating body or are preferably adhesively bonded thereto, this results in a particularly stable connection or connection between the ceramic substrate and the heat dissipation body.
- the arrangement according to the invention makes it possible for the multilayer ceramic substrate to be able to be loaded on both surfaces, since the entire surface of the ceramic substrate on the heat-dissipation body is no longer required.
- Entskysharma directed surface of the ceramic substrate the highest, that is, the furthest from the ceramic substrate surface extending member is arranged.
- an embodiment of an inventive electronic device is shown with a multi-layer ceramic substrate.
- the inventive electronic device 10 has u. a. a multilayer ceramic substrate 13 which is, for example, a so-called LTCC.
- This substrate 13 carries in the exemplary embodiment two integrated circuits 16, the other capacitors 19 and resistors 22.
- the substrate 13 has essentially two surfaces, namely the
- the surface 25 and the surface 28, which is opposite to the surface 25 is arranged. While the surface 25 is directed outwards and carries on its surface the already mentioned electronic components 16, 19 and 22, the surface 28 carries at least one integrated circuit 16, which faces a Entskyrmungsharm 30. This at least one integrated circuit 16 is a so-called flip-chip on the substrate
- This at least one integrated circuit 16 is arranged between the substrate 13 and the Entracermungsterrorism 30. Between the integrated circuit 16 and the Entracermungsêt 30, a heat conducting medium 33 is additionally arranged. This heat-conducting medium 33 generates a particularly good heat-conducting bond between the heat-emitting circuit 16 and the body 30. - A -
- the body 30 has a cavity 36 disposed on the side of the body 30 facing the substrate 13. It is provided that the at least one integrated circuit 16 projects into this cavity 36 of the body 30.
- the cavity 36 may be made for example by machining; However, it is advisable to make this cavity in a simple operation as a so-called embossing by the body 30 is transformed so that the cavity 36 is formed.
- the Entracermungs Republic 30 may also be a Prof ⁇ lSystem having a suitable cross-sectional area, for example. As outlined in the figure.
- the profile body can, for example, a
- the substrate 13 should rest on the body 30. Since this is not possible in the populated area of the surface 28, it is provided that the substrate 13 has sufficiently unpopulated edge areas 39 with which the substrate 13 on the Entracermungsharm
- the substrate 13 may also be adhered to each other in the entire area ("intersection" of the surface of the dehydration body 30 and the surface 28) in which the base plate 30 and the substrate 13 rest on each other.
- the highest component is arranged on the surface 28 of the substrate 13 directed to the heat-dissipating body 30.
- the thermally critical integrated circuits are populated on the back side 28 of the substrate 13.
- a heat conducting medium 33 for example, gels, so-called
- Gap fillers (“gap filing") or bathleitfolien be used.
- the thermally less critical integrated circuits are populated either on the top side 25 or on the remaining surface 28 of the substrate 13 and are not necessarily directly cooled.
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE200410047182 DE102004047182A1 (de) | 2004-09-29 | 2004-09-29 | Elektronisches Gerät mit einem mehrschichtigen Keramiksubstrat |
DE102004047182.7 | 2004-09-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006035017A1 true WO2006035017A1 (de) | 2006-04-06 |
Family
ID=35520047
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2005/054822 WO2006035017A1 (de) | 2004-09-29 | 2005-09-27 | Elektronisches gerät mit einem mehrschichtigen keramiksubstrat und einem entwärmungskörper |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE102004047182A1 (de) |
WO (1) | WO2006035017A1 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104192790A (zh) * | 2014-09-15 | 2014-12-10 | 华东光电集成器件研究所 | 一种mems器件热应力隔离结构 |
DE202017106861U1 (de) * | 2017-11-10 | 2018-01-03 | Valeo Thermal Commercial Vehicles Germany GmbH | Elektronikbaueinheit |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0449640A1 (de) * | 1990-03-28 | 1991-10-02 | Mitsubishi Denki Kabushiki Kaisha | Verfahren zur Montage von elektrischen Komponenten. |
DE4031733A1 (de) * | 1990-10-06 | 1992-04-09 | Bosch Gmbh Robert | Mehrlagenhybride mit leistungsbauelementen |
EP0649565B1 (de) * | 1992-07-09 | 1998-09-30 | Robert Bosch Gmbh | Montageeinheit für mehrlagenhybrid mit leistungsbauelementen |
DE19740330A1 (de) * | 1997-09-13 | 1999-03-25 | Bosch Gmbh Robert | Trägerplatte für Mikrohybridschaltungen |
DE19914497A1 (de) * | 1999-03-30 | 2000-10-19 | Siemens Ag | Wärmeableitender Sockel für Bauelementträger |
DE10065470A1 (de) * | 2000-12-28 | 2002-07-11 | Corus Aluminium Profiltechnik | Kühlelement für elektrische oder elektronische bauelemente und Verfahren zu dessen Herstellung |
DE10249436A1 (de) * | 2001-11-08 | 2003-05-22 | Tyco Electronics Amp Gmbh | Kühlkörper zur Kühlung eines Leistungsbauelements auf einer Platine |
US20040173897A1 (en) * | 2002-04-05 | 2004-09-09 | Intel Corporation | Heat spreader with down set leg attachment feature |
US20040178494A1 (en) * | 2003-03-11 | 2004-09-16 | Silicinware Precision Industries, Ltd | Semiconductor package with heat sink |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5396403A (en) * | 1993-07-06 | 1995-03-07 | Hewlett-Packard Company | Heat sink assembly with thermally-conductive plate for a plurality of integrated circuits on a substrate |
JPH0758254A (ja) * | 1993-08-19 | 1995-03-03 | Fujitsu Ltd | マルチチップモジュール及びその製造方法 |
US5587882A (en) * | 1995-08-30 | 1996-12-24 | Hewlett-Packard Company | Thermal interface for a heat sink and a plurality of integrated circuits mounted on a substrate |
US6111314A (en) * | 1998-08-26 | 2000-08-29 | International Business Machines Corporation | Thermal cap with embedded particles |
US6462410B1 (en) * | 2000-08-17 | 2002-10-08 | Sun Microsystems Inc | Integrated circuit component temperature gradient reducer |
US6577504B1 (en) * | 2000-08-30 | 2003-06-10 | Intel Corporation | Integrated heat sink for different size components with EMI suppression features |
US6707671B2 (en) * | 2001-05-31 | 2004-03-16 | Matsushita Electric Industrial Co., Ltd. | Power module and method of manufacturing the same |
-
2004
- 2004-09-29 DE DE200410047182 patent/DE102004047182A1/de not_active Withdrawn
-
2005
- 2005-09-27 WO PCT/EP2005/054822 patent/WO2006035017A1/de active Application Filing
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0449640A1 (de) * | 1990-03-28 | 1991-10-02 | Mitsubishi Denki Kabushiki Kaisha | Verfahren zur Montage von elektrischen Komponenten. |
DE4031733A1 (de) * | 1990-10-06 | 1992-04-09 | Bosch Gmbh Robert | Mehrlagenhybride mit leistungsbauelementen |
EP0649565B1 (de) * | 1992-07-09 | 1998-09-30 | Robert Bosch Gmbh | Montageeinheit für mehrlagenhybrid mit leistungsbauelementen |
DE19740330A1 (de) * | 1997-09-13 | 1999-03-25 | Bosch Gmbh Robert | Trägerplatte für Mikrohybridschaltungen |
DE19914497A1 (de) * | 1999-03-30 | 2000-10-19 | Siemens Ag | Wärmeableitender Sockel für Bauelementträger |
DE10065470A1 (de) * | 2000-12-28 | 2002-07-11 | Corus Aluminium Profiltechnik | Kühlelement für elektrische oder elektronische bauelemente und Verfahren zu dessen Herstellung |
DE10249436A1 (de) * | 2001-11-08 | 2003-05-22 | Tyco Electronics Amp Gmbh | Kühlkörper zur Kühlung eines Leistungsbauelements auf einer Platine |
US20040173897A1 (en) * | 2002-04-05 | 2004-09-09 | Intel Corporation | Heat spreader with down set leg attachment feature |
US20040178494A1 (en) * | 2003-03-11 | 2004-09-16 | Silicinware Precision Industries, Ltd | Semiconductor package with heat sink |
Also Published As
Publication number | Publication date |
---|---|
DE102004047182A1 (de) | 2006-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0931346B1 (de) | Mikroelektronisches bauteil in sandwich-bauweise | |
EP0649565A1 (de) | Montageeinheit für mehrlagenhybrid mit leistungsbauelementen | |
EP0855090B1 (de) | Multichipmodul | |
EP2601820B1 (de) | Optoelektronisches leuchtmodul und kfz-scheinwerfer | |
DE102007017831B4 (de) | Halbleitermodul und ein Verfahren zur Herstellung eines Halbleitermoduls | |
WO1998015005A9 (de) | Mikroelektronisches bauteil in sandwich-bauweise | |
DE10393437T5 (de) | Halbleiterbauelementbaugruppe | |
DE102009033029A1 (de) | Elektronische Vorrichtung | |
EP3751605A1 (de) | Elektronischer schaltkreis und verfahren zur herstellung eines elektronischen schaltkreises | |
DE102007034491A1 (de) | Modul mit elektronischem Bauelement zwischen zwei Substraten, insbesondere DCB-Keramiksubstraten, dessen Herstellung und Kontaktierung | |
DE102010003533B4 (de) | Substratanordnung, Verfahren zur Herstellung einer Substratanordnung, Verfahren zur Herstellung eines Leistungshalbleitermoduls und Verfahren zur Herstellung einer Leistungshalbleitermodulanordnung | |
DE102013203932A1 (de) | Elektronische, optoelektronische oder elektrische Anordnung | |
DE102005053974B3 (de) | Elektronische Schaltungsanordnung und Verfahren zur Herstellung einer elektronischen Schaltungsanordnung | |
DE102010033093A1 (de) | Optoelektronisches Leuchtmodul und Kfz-Schweinwerfer | |
EP3607581A1 (de) | Zweiseitig gekühlter schaltkreis | |
DE202007002940U1 (de) | Elektronisches Bauteil und elektrischer Schaltungsträger | |
DE102014010373A1 (de) | Elektronisches Modul für ein Kraftfahrzeug | |
WO1992006496A1 (de) | Mehrlagenhybride mit leistungsbauelementen | |
WO2005106954A2 (de) | Leistungshalbleiterschaltung und verfahren zum herstellen einer leistungshalbleiterschaltung | |
WO2006035017A1 (de) | Elektronisches gerät mit einem mehrschichtigen keramiksubstrat und einem entwärmungskörper | |
DE10249331B4 (de) | Kühlvorrichtung | |
DE19609929A1 (de) | Leistungshalbleitermodul | |
WO2017060224A1 (de) | Zweiseitig gekühlter schaltkreis | |
DE10217214B4 (de) | Kühlanordnung für eine Schaltungsanordnung | |
WO2012038121A1 (de) | Flip-chip anordnung mit einem kühlelement und verfahren zur herstellung einer flip-chip anordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |