WO2006013177A3 - Technique de connexions internes planes pour conduire le courant en cas de defaillance - Google Patents

Technique de connexions internes planes pour conduire le courant en cas de defaillance Download PDF

Info

Publication number
WO2006013177A3
WO2006013177A3 PCT/EP2005/053644 EP2005053644W WO2006013177A3 WO 2006013177 A3 WO2006013177 A3 WO 2006013177A3 EP 2005053644 W EP2005053644 W EP 2005053644W WO 2006013177 A3 WO2006013177 A3 WO 2006013177A3
Authority
WO
WIPO (PCT)
Prior art keywords
components
event
failure
guiding
current
Prior art date
Application number
PCT/EP2005/053644
Other languages
German (de)
English (en)
Other versions
WO2006013177A2 (fr
Inventor
Mark-Matthias Bakran
Norbert Seliger
Original Assignee
Siemens Ag
Mark-Matthias Bakran
Norbert Seliger
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag, Mark-Matthias Bakran, Norbert Seliger filed Critical Siemens Ag
Publication of WO2006013177A2 publication Critical patent/WO2006013177A2/fr
Publication of WO2006013177A3 publication Critical patent/WO2006013177A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2405—Shape
    • H01L2224/24051—Conformal with the semiconductor or solid-state device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01058—Cerium [Ce]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301—Thyristor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0254—High voltage adaptations; Electrical insulation details; Overvoltage or electrostatic discharge protection ; Arrangements for regulating voltages or for using plural voltages

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

L'invention concerne un produit comprenant : un porte-circuit (11, 21, 50, 51, 52) ; plusieurs composants (12, 13, 22, 23, 32, 33, 54) qui sont disposés sur ce porte-circuit (11, 21, 50, 51, 52), et qui comportent respectivement des surfaces de contact de composant (56) ; une couche (55) de matériau électro-isolant (10) qui est disposée sur le porte-circuit (11, 21, 50, 51, 52, 53) et le composant (12, 13, 22, 23, 32, 33, 54), cette couche (55) de matériau électro-isolant étant pourvue d'ouvertures dans la zone des surfaces de contact de composant (56) ; une couche (14, 24, 57) de matériau électroconducteur qui est disposée sur la couche (55) de matériau électro-isolant et qui est en contact avec des composants (12, 13, 22, 23, 54) au niveau des surfaces de contact de composant, lesdits composants (12, 13, 22, 23, 32, 33, 54) comprenant une pluralité de composants montés électriquement en parallèle. Selon l'invention, lesdits composants (12, 22) de la pluralité de composants montés électriquement en parallèle sont des composants qui deviennent conducteurs en cas de défaillance, ce qui permet d'obtenir une technique de connexions internes planes assurant la conduction de courant même en cas de défaillance.
PCT/EP2005/053644 2004-07-30 2005-07-26 Technique de connexions internes planes pour conduire le courant en cas de defaillance WO2006013177A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE200410037078 DE102004037078A1 (de) 2004-07-30 2004-07-30 Planare Verbindungstechnik für Stromführung im Fehlerfall
DE102004037078.8 2004-07-30

Publications (2)

Publication Number Publication Date
WO2006013177A2 WO2006013177A2 (fr) 2006-02-09
WO2006013177A3 true WO2006013177A3 (fr) 2006-07-27

Family

ID=34973200

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2005/053644 WO2006013177A2 (fr) 2004-07-30 2005-07-26 Technique de connexions internes planes pour conduire le courant en cas de defaillance

Country Status (2)

Country Link
DE (1) DE102004037078A1 (fr)
WO (1) WO2006013177A2 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3379710B1 (fr) 2017-03-24 2021-10-27 Thales Convertisseur de puissance à découpage configuré pour commander au moins une phase d'un récepteur électrique polyphasé à au moins trois phases

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10037533C1 (de) * 2000-08-01 2002-01-31 Semikron Elektronik Gmbh Induktivitätsarme Schaltungsanordnung
EP1209742A1 (fr) * 2000-11-22 2002-05-29 ABB Schweiz AG Module semi-conductrice à haut prestation et utilisation de la meme
WO2003030247A2 (fr) * 2001-09-28 2003-04-10 Siemens Aktiengesellschaft Procede d'etablissement de contact pour des surfaces de contact electriques situees sur un substrat et dispositif constitue d'un substrat pourvu de surfaces de contact electriques
DE10244748A1 (de) * 2002-09-25 2003-09-11 Siemens Ag Leistungshalbleitermodul und Verfahren zur Herstellung desselben
DE10255602A1 (de) * 2002-11-28 2004-06-24 eupec Europäische Gesellschaft für Leistungshalbleiter mbH Halbleiterschaltungsanordnung zum Steuern einer hohen Spannung oder eines Stromes großer Stromstärke

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10037533C1 (de) * 2000-08-01 2002-01-31 Semikron Elektronik Gmbh Induktivitätsarme Schaltungsanordnung
EP1209742A1 (fr) * 2000-11-22 2002-05-29 ABB Schweiz AG Module semi-conductrice à haut prestation et utilisation de la meme
WO2003030247A2 (fr) * 2001-09-28 2003-04-10 Siemens Aktiengesellschaft Procede d'etablissement de contact pour des surfaces de contact electriques situees sur un substrat et dispositif constitue d'un substrat pourvu de surfaces de contact electriques
DE10244748A1 (de) * 2002-09-25 2003-09-11 Siemens Ag Leistungshalbleitermodul und Verfahren zur Herstellung desselben
DE10255602A1 (de) * 2002-11-28 2004-06-24 eupec Europäische Gesellschaft für Leistungshalbleiter mbH Halbleiterschaltungsanordnung zum Steuern einer hohen Spannung oder eines Stromes großer Stromstärke

Also Published As

Publication number Publication date
DE102004037078A1 (de) 2006-03-23
WO2006013177A2 (fr) 2006-02-09

Similar Documents

Publication Publication Date Title
WO2007109608A3 (fr) Contact composite pour ensemble d'interconnexions électriques à pas fin
TW200709516A (en) Electrical connector
WO2005060401A3 (fr) Plot de transfert d'energie a contact direct et son procede de fabrication
WO2007089599A3 (fr) ensemble éclairage del avec construction de feuille conforme
EP2315510A3 (fr) Panneau à circuit muni d'éléments passifs
WO2006056648A3 (fr) Module electronique et procede de fabrication associe
WO2009057654A1 (fr) Carte de câblage semi-intégrée, et procédé de fabrication pour la carte de câblage semi-intégrée
WO2007149362A3 (fr) Feuille légère à l'état solide et circuits semi-conducteurs de puces nues avec des éléments de circuit à puces nues connectés en série
WO2007001391A3 (fr) Contacts electriques elastomeres metallises
TW200718299A (en) Wiring board, wiring material, copper-clad laminate, and wiring board fabrication method
WO2006094025A3 (fr) Microstructures adhesives fabriquees pour l'elaboration d'une connexion electrique
WO2010048653A3 (fr) Procédé d'intégration d'un composant électronique dans une carte imprimée
TW200610458A (en) Circuit board and method for the production of such a circuit board
WO2009078409A1 (fr) Matériau de connexion de circuit et structure pour connecter un élément de circuit
DK1829387T3 (da) Kabelstikforbinder til printplader
AU2002316910A1 (en) Circuit board with at least one electronic component
MY149115A (en) Method of forming a circuit board with improved via design
WO2008120513A1 (fr) Structure de connexion de borne d'électrode d'un substrat multicouche
AU2003224689A1 (en) Conductive polymer device and method of manufacturing same
SE9802157D0 (sv) Elektrisk komponent
WO2008096464A1 (fr) Carte de circuit imprimé et procédé de fabrication de la carte de circuit imprimé
WO2008074041A3 (fr) Élément chauffant
WO2003073814A3 (fr) Contacts stratifies d'interface de connexion
TW200618726A (en) Power module and electric transportation apparatus incorporating the same
WO2006013177A3 (fr) Technique de connexions internes planes pour conduire le courant en cas de defaillance

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase