WO2006006119A1 - Agencement d'amplificateur de doherty integre a retroaction integree - Google Patents

Agencement d'amplificateur de doherty integre a retroaction integree Download PDF

Info

Publication number
WO2006006119A1
WO2006006119A1 PCT/IB2005/052218 IB2005052218W WO2006006119A1 WO 2006006119 A1 WO2006006119 A1 WO 2006006119A1 IB 2005052218 W IB2005052218 W IB 2005052218W WO 2006006119 A1 WO2006006119 A1 WO 2006006119A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
amplifier
output
input
peak
Prior art date
Application number
PCT/IB2005/052218
Other languages
English (en)
Inventor
Igor Blednov
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Publication of WO2006006119A1 publication Critical patent/WO2006006119A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0288—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • H03F3/195—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6644—Packaging aspects of high-frequency amplifiers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01061—Promethium [Pm]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10161—Shape being a cuboid with a rectangular active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/141—Analog devices
    • H01L2924/1423—Monolithic Microwave Integrated Circuit [MMIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H01L2924/30111—Impedance matching
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/198—A hybrid coupler being used as coupling circuit between stages of an amplifier circuit

Definitions

  • the present invention relates to an integrated Doherty type amplifier arrangement and a method of amplifying an input signal of such a Doherty type amplifier arrangement.
  • the Doherty amplifier schema achieves high linear efficiency by having a first amplifier (main amplifier or carrier amplifier) operated at a point where the output begins to saturate and where the highest linear efficiency is obtained. Additionally, a second amplifier (peak amplifier or auxiliary amplifier) is used to affect the first so that overall linearity can be maintained as it is driven beyond this saturation point.
  • the Doherty amplifier's operation can thus be divided into two main regions. In the first region, the input power is less than the peak amplifier's threshold and only the carrier amplifier supplies the output power to the load with the efficiency determined by its mode of operation, i.e. AB-class, B-class, F-class or E- class, which defines the location of the bias working point of the amplifier.
  • the peak amplifier starts to operate and this mark is the beginning of the second region.
  • the power supplied by the peak amplifier effectively reduces the output load impedance seen by the carrier amplifier. This impedance reduction enables the carrier amplifier to deliver more power to the load while its voltage remains saturated. In this way, the maximum efficiency of the carrier amplifier and hence the overall Doherty amplifier is maintained throughout the region until the peak amplifier reaches its saturation.
  • variable input impedances of the power devices especially when used in C-class operating mode (with bias providing conducting angle less that 180 degrees), which is often the case for the peak amplifier, lead to amplitude and phase distortions depending on the power level, which its extremely detrimental for code multiplex system, such as Wideband Code Division Multiple Access (WCDMA) communication systems.
  • WCDMA Wideband Code Division Multiple Access
  • the Doherty technique requires use of similar devices in the carrier (or main) and peak amplifiers to provide best linearity, but, on the other hand, both power devices are operating in different modes, e.g. the main amplifier in AB-class and the peak amplifier in C-class, which cause large differences in power gain. Moreover, in C-class mode, a variable input impedance can be observed in dependence on the input power level. These bottlenecks lead to the drawbacks that the Doherty amplifier's characteristic shows a poor "turn-on" property, low AM-AM stability and less power efficiency. In addition, the power-dependent gain introduces increased output amplitude modulations based on input amplitude modulations (i.e.
  • AM-AM distortions in the active range of the main and peak amplifiers, due to the fact that the peak amplifier operating in C-class has a lower gain and also because the load impedance at the main amplifier output drops in the power region when Peak Amplifier becomes active due to the Doherty principal.
  • Additional power-dependent distortions such as output phase modulations based on input amplitude modulations (i.e. AM-PM distortions), arise from the variable input impedance and resulting power-dependent input reflection coefficient.
  • Doherty amplifier arrangement by means of which a compact design with improved stability of AM-AM and AM-PM characteristics and turn-on speed can be obtained.
  • the integrated feedback from the output side of the Doherty type amplifier arrangement to the input side provides an internal bias control loop which is fed from the own output of the Doherty type amplifier arrangement.
  • a larger control signal is used which incorporates information about the performance of the main amplifier.
  • the internal feedback provides better conditions for fast regulation, reduced turn-on delay, compact design and lower costs.
  • the proposed internal bias control functions as a feedback loop and thus provides better performance of the Doherty amplifier.
  • the main and peak amplifier stages may comprise at least one of bipolar devices (BJT), metal oxide semiconductors (MOS), LDMOST , field effect transistors, and HBT. Using these elements a compact design of the amplifier arrangement can be ensured. Furthermore, an outside or integrated lumped element hybrid power divider means may be provided for deriving the first and second signals from the input signal, wherein the power divider means may be built with bond wires or deposited inductances and capacitances. The use of bond wires provides the advantage that power loss is avoided in the lumped elements. On the other hand, the use of deposited capacitances provides the advantage that parasitic capacitances can be considered or integrated as a part of the lumped elements. In general, both solutions serve to shrink the circuit size for integration.
  • the integrated feedback means may comprise at least one first bond wire provided in an output compensation circuit, wherein the at least one first bond wire may be arranged to provide a predetermined coupling to at least one second bond wire provided in an input matching circuit.
  • the integrated feedback means may be arranged to generate a bias signal in response to the first output signal, and to supply the bias signal to a control terminal of the peak amplifier stage.
  • This internal feedback solution also serves to improve performance of the Doherty type amplifier arrangement with respect to gain, linearity, AM-PM distortions and input impedance.
  • the generation function of the bias signal provides an additional opportunity to control these characteristics to some extent.
  • the integrated feedback means may comprise power detecting means coupled to an output of the main amplifier stage.
  • these power detecting means may be coupled to at least one third bond wire provided in an output artificial line structure connected to an output of the main amplifier stage. This structure ensures a compact size of the proposed amplifier arrangement with integrated feedback.
  • the power detecting means may for example be coupled to at least one capacitor provided in an output artificial line structure connected to an output of the main amplifier stage.
  • the power detecting means may have a frequency response adapted to the bandwidth of a modulation signal or an RF signal envelope of the first output signal or may have a special response to serve for required optimal performance of the Doherty amplifier. Thereby, the frequency response can be made equal to that of the modulation bandwidth, so as to ensure proper feedback operation.
  • the power detecting means may comprise a circuitry which provides an envelope signal processing in a way to improve at least one or optimize both of linearity and power efficiency of said amplifier arrangement.
  • Fig. 1 shows a schematic block diagram of a Doherty type amplifier arrangement in which the preferred embodiments can be implemented
  • Fig. 2 shows a schematic circuit diagram of an integrated Doherty type amplifier arrangement with integrated feedback according to the first preferred embodiment
  • Fig. 3 shows a sectional view of an implementation example of a Doherty type amplifier circuit according to the first preferred embodiment
  • Figs. 4A to 4C show diagrams indicating the effect of integrated feedback on input impedance and AM-PM characteristic at different coupling coefficients
  • Fig. 5 shows a diagram indicating turn-on characteristics with and without internal feedback
  • Fig. 6 shows an implementation example of the first preferred embodiment
  • Fig. 7 shows a schematic circuit diagram of an integrated Doherty type amplifier arrangement with integrated feedback according to the second preferred embodiment
  • Fig. 8 shows an implementation example of the second preferred embodiment.
  • MMIC Monitoring Microwave Integrated Circuit
  • RF radio frequency
  • power amplifiers are used in transmitter stages, where the modulated RF signal is amplified before being supplied to the antenna for wireless transmission. These power amplifiers are the most power consuming part of these RF transceivers. Using a Doherty type amplifier arrangement, a highly efficient power amplifier can be provided.
  • a Doherty structure is used, where circuit size is reduced for integration by using lumped elements to replace distributed circuit like power splitters and transmission lines. Furthermore, inductive coupling is used to increase inductance values and output parasitic capacitances are used as a part of lumped element artificial lines. Moreover, to avoid power losses in lumped elements and provide stable characteristic impedance in a wide frequency band including 2fo...nfo harmonics of fundamental signal, bond wires are suggested to be used at least partly as inductances. Bond wires provide very high parasitic parallel resonance frequency, e.g. above 15 GHz , as lumped inductance suitable for building a wideband lumped element equivalent of an RF transmission line. Fig.
  • FIG. 1 shows a schematic circuit diagram of an integrated Doherty type amplifier in MMIC technology, where an input signal received at an input terminal 5 is supplied to a lumped element hybrid power divider 12 provided for splitting the input signal to a carrier or main amplifier 20 and at least one peak amplifier 30.
  • two peak amplifiers 30 are used to support the operation of the main amplifier 20.
  • the output signals of the main amplifier 20 and the two peak amplifiers 30 are supplied to an output network which comprises a lumped element artificial line Zl.
  • the output network serves to combine the output signals of the main and peak amplifiers 20, 30 so as to generate a single amplified output signal supplied to an output terminal 15.
  • non-equal power splitting can be performed in the hybrid power divider 12.
  • the hybrid power divider 12 provides enhanced isolation between the input ports or gates of the main and peak amplifiers 20, 30.
  • the linearity versus efficiency characteristic of the Doherty type amplifier arrangement can be optimized by using a phase control at the input of the main and peak amplifiers 20, 30 and by using dynamic bias voltages to control the peak amplifiers 30.
  • the required power distribution can be provided by establishing the non-equal power division at the hybrids of the input network 10.
  • the lumped element hybrid coupler 12 has two input and two output ports.
  • the lower input port is grounded via a predetermined load resistor which may correspond to the characteristic impedance of the MMIC line system, e.g. a strip line or micro strip system.
  • the input signal at the input port 5 its supplied to the upper input port of the hybrid coupler 12 which upper output port is connected at a 0° phase shift to the main amplifier 20, while its lower output port is connected at a 90° phase shift to the input ports of the peak amplifiers 30.
  • the hybrid coupler 12 can provide an arbitrary power division between the main amplifier 20 and the peak amplifiers 30, which allows flexibility in optimization of the Doherty performance.
  • the output signal of the main amplifier 20 is matched in phase by a ⁇ /4 transmission line Zl, after which the respective output signals of the peak amplifiers 30 are combined with the suitably delayed output signal of the main amplifier 20 to generate the combined output signal available at the output terminal 15.
  • the main amplifier 20 and the two peak amplifiers 30 each may comprise a power device in bipolar technology, MOS (Metal Oxide Semiconductor) technology,
  • LDMOST Longeral Defused Metal Oxide Semiconductor Transistor
  • FET Field Effect Transistor
  • HBT Heterojunction Bipolar Transistor
  • Fig. 2 shows a simplified schematic block diagram of an integrated Doherty transistor package with a main amplifier 20 and a peak amplifier 30 with internal feedback functionality 38 according to the first preferred embodiment.
  • the Doherty structure is arranged as a discrete power transistor package having one or more input leads 22, 32 for the respective dies of the main amplifier 20 and the peak amplifier 30.
  • a one- step or one-stage pre-matching circuit 24 is provided at the input of the main amplifier 20 and arranged as an integrated structure of bond wires and capacitors.
  • a lumped equivalent circuit of a ⁇ /4 or 90° transmission line is provided at the output of the main amplifier 20 .
  • a first and second step or stage 34, 36 of another pre-matching circuit is provided at the input of the peak amplifier 30 and may also be arranged as an integrated structure of bond wires and capacitors.
  • post-matching circuits (not shown) may be provided, which can also be implemented as an integrated structure of bond wires and capacitors.
  • the pre- and post- matching circuits are used to provide an impedance matching at the inputs and outputs of the main and peak amplifiers 20, 30.
  • the lumped equivalent circuit of the 90° transmission line may have a ⁇ -type structure with two parallel capacitors and one serial inductor.
  • the parallel capacitors may correspond to the output capacitances of the main amplifier 20 and the peak amplifier 30, respectively, to thereby obtain a compact arrangement which may consist solely of a bond wire corresponding to the serial inductor.
  • an output lead 28 is provide to supply the output signal to the output terminal 15 shown in Fig. 1.
  • the feedback functionality 38 is obtained by providing a predetermined coupling between at least one bond wire of the second stage 36 of the pre-matching circuit at the input of the peak amplifier 30 and at least one bond wire of the post-matching circuit at the output of the peak amplifier circuit 30.
  • Fig. 3 shows a cross section of an MMIC implementation example of the
  • Doherty type transistor package of Fig. 2 along a line passing through the peak amplifier 30 and its input lead 32.
  • the input signal is supplied to the input lead 32 on the left side of Fig. 3, wherein the first and second plate-like structures from the left of Fig. 3 correspond to respective capacitors Cg2, and CgI and Ci of the respective pre- and post-matching circuits, and the bold lines correspond to respective bond inductors Lg3, Lg2, LgI, Li, and Ld.
  • the second plate-like structure combines the two capacitors Cgland Cgi. At the bottom of Fig.
  • a corresponding equivalent circuit diagram is shown, where the bond inductor Lg3 and the capacitor Cg2 form the first stage 34 of the pre-matching circuit, and the bond inductor Lg2 and the capacitor CgI form the second stage 36 of the pre-matching circuit.
  • the third plate-like structure from the left of Fig. 3 corresponds to the die of the peak amplifier 30, and the forth plat-like structure corresponds to an additional common capacitor and power combining bar which is not shown in the equivalent circuit diagram.
  • the bond inductors Li, Ld and the capacitor Ci form the post-matching circuit which is connected to the output lead 28. A compact circuit design can thus be achieved. As can be gathered from Fig.
  • the bond wire of the bond inductor LgI of the second stage 36 of the pre-matching circuit and the bond wire of the bond inductor Li of the post-matching circuit are arranged or routed in close proximity to provide a coupling area 72 by which a mutual coupling effect with a predetermined coupling factor or coefficient K between the output signal of the peak amplifier 30 and the input or gate of the peak amplifier 30 can be achieved.
  • the coupling strength can be controlled or modified by changing the distance and direction of the bond wires in the coupling area 72.
  • other suitable measures of decreasing or increasing the coupling coefficient K can be used to control the amount of feedback.
  • the relative angle between the bond wire can be changed to control mutual coupling.
  • the adaptive feedback function obtained by the mutual coupling effect leads to an improved Doherty characteristic with improved gain and AM-PM characteristic, increased input impedance and improved RP turn-on characteristic of the peak amplifier 30. Figs.
  • 4A to 4C show diagrams indicating effects of the proposed feedback or coupling functionality 38 between the bond inductors Li and LgI on the power-dependent characteristic of the input impedance (left-hand diagrams) and the power-dependent characteristic of the AM-PM distortions (right-hand diagrams) of the Doherty transistor package with the main amplifier 20 in AB-class mode.
  • the upper curve indicates the real portion of the complex input impedance
  • the lower curve indicates the imaginary portion of the complex input impedance.
  • the real part and thus ohmic component of the input impedance can be increased by increasing the coupling coefficient K.
  • the negative coupling coefficient corresponds to a decrease in coupling and thus leads to a reduction of the input impedance.
  • the right-hand diagrams of the AM-PM distortion characteristic indicate that AM-PM distortions are reduced with increased coupling coefficient K and increased with reduced (or increased negative) coupling coefficient K.
  • Fig. 5 shows a diagram indicating the turn-on characteristic of a C-class transistor of the peak amplifier 30. In particular, Fig 5 shows the dependency of the power gain Gp from the input power level Pin supplied to the input terminal 5.
  • the lower curve Kl corresponds to a conventional C-class transistor performance without integrated feedback functionality
  • the upper curve K2 corresponds to the proposed C-class transistor performance with introduced integrated feedback functionality of the peak amplifier 30.
  • the upper curve K2 indicates a higher power gain Gp with steep slope and thus steep or fast turn- on characteristic.
  • Fig. 6 shows a plain view on the implementation example of the Doherty type transistor package according to Fig. 2.
  • the other input lead 22 the die of the main amplifier 20, the on-stage pre-matching circuit 24 (which is arranged as an L-C-L configuration consisting of two serial bond inductors and a parallel capacitor), and the lumped equivalent circuit Zl of the 90° transmission line, which is formed by bond wires and arranged as an artificial C-L-C ⁇ -type circuit.
  • the common capacitor and power combining bar 27 mentioned in connection with Fig. 3 is also shown.
  • the encircled portion in the right-hand portion of the circuit diagram indicates the plate-like structure which is used as a combined capacitor consisting of the capacitor Ci of the post-matching circuit and the capacitor CgI of the second stage 36 of the pre-matching circuit of the peak amplifier 30.
  • the relative connection positions of the bond wires of the bond inductors LgI and Li can be shifted to obtain a predetermined coupling coefficient K which defines the amount of feedback at the peak amplifier 30.
  • a plurality of parallel bond wires are provided in the present example of the first preferred embodiment to form the respective bond inductors and lumped equivalent circuit of the 90° transmission line.
  • the number and size of these bond wires depends on the desired characteristic of the Doherty transistor.
  • a compact feedback functionality can be provided by arranging input and output bond wires close together to provide a predetermined coupling coefficient K and thus a predetermined amount of feedback.
  • the coupling coefficient K can be varied by changing the mutual spatial arrangement of the bond wires at the coupling area.
  • Figs. 7 and 8 wherein an integrated envelope signal feedback functionality 74 is arranged between the output of main amplifier 20 and the input of the peak amplifier 30, to thereby provide a dynamic bias control for the peak amplifier 30.
  • Fig. 7 shows a simplified schematic block diagram of an integrated Doherty transistor package similar to Fig. 2.
  • an inductive or magnetic coupling element Tl is provided, which may be achieved e.g. by arranging two bond wires or two inductors in close proximity.
  • the coupling element Tl serves to extract at least a portion of the output signal of the main amplifier 20 and to supply this extracted portion to a rectifying or detection circuit consisting in the most simple case at least of a diode Dl and a capacitor Cl connected to a reference potential, e.g.
  • an envelope feedback control circuit 74 with a power detection functionality, which generates based on the power of the received envelope signal a predetermined bias signal to be supplied to the gate or input of the peak amplifier 30.
  • the feedback control circuit 74 may be arranged to provide a frequency response modified or identical to that of the modulation signal bandwidth or bandwidth of the RF signal envelope of the input signal supplied to the Doherty transistor package.
  • the feedback control circuit 74 may include a processing circuit which provides an envelope signal processing, e.g. amplitude or phase processing, in a way to improve at least one of linearity and power efficiency of the Doherty transistor package.
  • the coupling coefficient K can be controlled by the feedback control circuit 74 to improve the performance of the integrated Doherty transistor package.
  • the RF envelope signal detection at the output of the main amplifier 20 is used for dynamic bias control at the input of the peak amplifier 30. This provides the advantage that a C-class operation mode with such an envelope feedback provides abrupt increase of the slope in the turn-on characteristic at a specific level of the input power, and higher maximal gain in the diagram of Fig. 5.
  • Fig. 9 shows a plain view on the MMIC implementation example of the Doherty type transistor package according to the second preferred embodiment. Only the differences with respect to the arrangement of Fig. 6 shall be described here for reasons of brevity.
  • the feedback functionality is connected between a bond wire of the lumped equivalent circuit Zl of the 90° transmission line and the die of combined capacitor plate of the capacitors Ci and CgI.
  • the integrated feedback bias control according to the second preferred embodiment is combined with the coupled bond wire feedback at the bond inductors Li and LgI of the peak amplifier 30. According to Fig.
  • the coupling element Tl is obtained by arranging a bond wire of the envelope feedback control circuit 74 in close proximity to a bond wire of the lumped equivalent circuit Zl of the 90° transmission line.
  • the extracted signal component is rectified by a corresponding integrated diode element and capacitor plate(s), and the envelope signal is supplied to via the feedback control circuit 74 to the combined capacitor plate at the input of the peak amplifier 30.
  • the feedback control circuit 74 may be a simple semiconductor or resistor element or circuit for generating a bias signal of a predetermined amplitude and/or phase.
  • the feedback control circuit 74 may be an integrated circuit arrangement which provides predetermined processing functions, as explained above.
  • the described integrated feedback functionalities of the first and second preferred embodiments alone or in combination provide the advantages of improved gain, linearity, input impedance and reduced AM-PM or AM-AM distortions. Moreover, a control functionality for controlling these characteristics is provided. At positive feedback of the bond wire coupling according to the first preferred embodiment, increased gain and improved turn-on characteristic of the C-class transistor can be achieved, which in case of AB-class mode of operation would have led to a stable oscillation.
  • an integrated Doherty type amplifier arrangement and an amplifying method for such an arrangement wherein a first signal, derived from an input signal, is amplified in a main amplifying path to generate a first output signal, and an operation of a peak amplifying path for amplifying a second signal, derived from the input signal, to generate a second output signal, is started when the level of the second signal has reached a predetermined threshold. A predetermined portion of at least one of the first and second output signals is supplied to an input of the peak amplifying path.
  • This integrated feedback provides the advantage that gain, linearity and input impedance can be controlled to improve performance of the integrated Doherty type amplifier arrangement.
  • the present invention is not restricted to the above preferred embodiments, but can be used in any kind of single-stage or multiple-stage Doherty type amplifier arrangement.
  • any other type of coupling functionality can be used in the first and second preferred embodiments to achieve the desired integrated feedback.
  • the preferred embodiment may be used as a building block device for high power Doherty amplifiers when connected in parallel within a high power RF transistor package, for power levels above 10OW, for example.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Amplifiers (AREA)

Abstract

L'invention concerne un agencement d'amplificateur de Doherty intégré et un procédé d'amplification pour ledit agencement, dans lesquels un premier signal dérivé d'un signal d'entrée est amplifié dans une voie d'amplification principale (20) pour générer un premier signal de sortie, et dans lesquels une opération d'une voie d'amplification de cellule (30) pour amplifier un second signal dérivé du signal d'entrée, pour générer un second signal de sortie, est démarrée lorsque le niveau du second signal a atteint un seuil prédéterminé. Une partie prédéterminée du premier et/ou du second signal de sortie est envoyée à une entrée de la voie d'amplification de cellule (70). Cette réaction amplifiée (38) présente l'avantage de permettre la commande du gain, de la linéarité et de l'impédance d'entrée afin d'améliorer les performances de l'agencement d'amplificateur de Doherty intégré.
PCT/IB2005/052218 2004-07-08 2005-07-04 Agencement d'amplificateur de doherty integre a retroaction integree WO2006006119A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04103244 2004-07-08
EP04103244.2 2004-07-08

Publications (1)

Publication Number Publication Date
WO2006006119A1 true WO2006006119A1 (fr) 2006-01-19

Family

ID=35033719

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2005/052218 WO2006006119A1 (fr) 2004-07-08 2005-07-04 Agencement d'amplificateur de doherty integre a retroaction integree

Country Status (1)

Country Link
WO (1) WO2006006119A1 (fr)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006097893A2 (fr) * 2005-03-18 2006-09-21 Nxp B.V. Procede et systeme permettant l'appariement de sorties de transistors rf
WO2008062371A2 (fr) * 2006-11-23 2008-05-29 Nxp B.V. Dispositif amplificateur intégré de type doherty présentant une efficacité haute puissance
WO2009027916A2 (fr) * 2007-08-29 2009-03-05 Nxp B.V. Amplificateur de doherty intégré
WO2007122586A3 (fr) * 2006-04-26 2009-09-11 Nxp B.V. Amplificateur r.f. intégré haute puissance
WO2010037212A1 (fr) * 2008-09-30 2010-04-08 Nortel Networks Limited Amplificateur doherty amélioré avec modulation d'alimentation de polarisation
EP2665181A1 (fr) * 2012-05-17 2013-11-20 Nxp B.V. Circuit d'amplificateur
EP2869463A1 (fr) * 2013-10-31 2015-05-06 Nxp B.V. Structure d'amplificateur Doherty
EP3043470A1 (fr) * 2015-01-09 2016-07-13 Kabushiki Kaisha Toshiba Circuit d'amplification de signal haute fréquence
EP3179628A3 (fr) * 2015-12-11 2017-08-23 NXP USA, Inc. Dispositifs amplificateurs avec combineur de ligne de transmission en boîtier
US9831837B2 (en) 2014-11-05 2017-11-28 Qualcomm Incorporated Dynamic power divider circuits and methods
CN111404490A (zh) * 2020-03-25 2020-07-10 上海洺太电子科技有限公司 一种混合连续类Doherty功率放大器
WO2020256554A1 (fr) * 2019-06-19 2020-12-24 Ampleon Netherlands B.V. Amplificateur présentant une stabilité améliorée

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5444418A (en) * 1994-07-29 1995-08-22 Motorola, Inc. Method and apparatus for feedforward power amplifying
US5880633A (en) * 1997-05-08 1999-03-09 Motorola, Inc. High efficiency power amplifier
US6356149B1 (en) * 2000-04-10 2002-03-12 Motorola, Inc. Tunable inductor circuit, phase tuning circuit and applications thereof
US6374092B1 (en) * 1999-12-04 2002-04-16 Motorola, Inc. Efficient multimode power amplifier
US20040082354A1 (en) * 2002-10-28 2004-04-29 Allen Cohen System and method for boosting signals in a cellular phone base station

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5444418A (en) * 1994-07-29 1995-08-22 Motorola, Inc. Method and apparatus for feedforward power amplifying
US5880633A (en) * 1997-05-08 1999-03-09 Motorola, Inc. High efficiency power amplifier
US6374092B1 (en) * 1999-12-04 2002-04-16 Motorola, Inc. Efficient multimode power amplifier
US6356149B1 (en) * 2000-04-10 2002-03-12 Motorola, Inc. Tunable inductor circuit, phase tuning circuit and applications thereof
US20040082354A1 (en) * 2002-10-28 2004-04-29 Allen Cohen System and method for boosting signals in a cellular phone base station

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006097893A2 (fr) * 2005-03-18 2006-09-21 Nxp B.V. Procede et systeme permettant l'appariement de sorties de transistors rf
WO2006097893A3 (fr) * 2005-03-18 2007-03-29 Koninkl Philips Electronics Nv Procede et systeme permettant l'appariement de sorties de transistors rf
WO2007122586A3 (fr) * 2006-04-26 2009-09-11 Nxp B.V. Amplificateur r.f. intégré haute puissance
US7898338B2 (en) 2006-04-26 2011-03-01 Nxp B.V. High power integrated RF amplifier
WO2008062371A2 (fr) * 2006-11-23 2008-05-29 Nxp B.V. Dispositif amplificateur intégré de type doherty présentant une efficacité haute puissance
WO2008062371A3 (fr) * 2006-11-23 2008-12-18 Nxp Bv Dispositif amplificateur intégré de type doherty présentant une efficacité haute puissance
WO2009027916A2 (fr) * 2007-08-29 2009-03-05 Nxp B.V. Amplificateur de doherty intégré
WO2009027916A3 (fr) * 2007-08-29 2009-04-30 Nxp Bv Amplificateur de doherty intégré
US8228123B2 (en) 2007-08-29 2012-07-24 Nxp B.V. Integrated Doherty amplifier
WO2010037212A1 (fr) * 2008-09-30 2010-04-08 Nortel Networks Limited Amplificateur doherty amélioré avec modulation d'alimentation de polarisation
US9071198B2 (en) 2012-05-17 2015-06-30 Nxp, B.V. Amplifier circuit
EP2665181A1 (fr) * 2012-05-17 2013-11-20 Nxp B.V. Circuit d'amplificateur
US9543914B2 (en) 2013-10-31 2017-01-10 Ampleon Netherlands B.V. Doherty amplifier structure
EP2869463A1 (fr) * 2013-10-31 2015-05-06 Nxp B.V. Structure d'amplificateur Doherty
US9831837B2 (en) 2014-11-05 2017-11-28 Qualcomm Incorporated Dynamic power divider circuits and methods
US9748904B2 (en) 2015-01-09 2017-08-29 Kabushiki Kaisha Toshiba High frequency signal amplifying circuitry
EP3043470A1 (fr) * 2015-01-09 2016-07-13 Kabushiki Kaisha Toshiba Circuit d'amplification de signal haute fréquence
EP3179628A3 (fr) * 2015-12-11 2017-08-23 NXP USA, Inc. Dispositifs amplificateurs avec combineur de ligne de transmission en boîtier
WO2020256554A1 (fr) * 2019-06-19 2020-12-24 Ampleon Netherlands B.V. Amplificateur présentant une stabilité améliorée
NL2023348B1 (en) * 2019-06-19 2021-01-27 Ampleon Netherlands Bv Amplifier having improved stability
CN113994589A (zh) * 2019-06-19 2022-01-28 安普林荷兰有限公司 具有改进的稳定性的放大器
US11482501B2 (en) 2019-06-19 2022-10-25 Ampleon Netherlands B.V. Amplifier having improved stability
CN113994589B (zh) * 2019-06-19 2022-11-22 安普林荷兰有限公司 具有改进的稳定性的放大器
CN111404490A (zh) * 2020-03-25 2020-07-10 上海洺太电子科技有限公司 一种混合连续类Doherty功率放大器

Similar Documents

Publication Publication Date Title
EP1763921B1 (fr) Mecanisme amplificateur du type doherty integre a rendement energetique eleve
WO2006006119A1 (fr) Agencement d'amplificateur de doherty integre a retroaction integree
US20100001802A1 (en) Integrated doherty type amplifier arrangement with high power efficiency
US20100026387A1 (en) Integrated doherty type amplifier arrangement with high power efficiency
US11515842B2 (en) Doherty power amplifiers and devices with low voltage driver stage in carrier-path and high voltage driver stage in peaking-path
Kang et al. Design of bandwidth-enhanced Doherty power amplifiers for handset applications
Pornpromlikit et al. A watt-level stacked-FET linear power amplifier in silicon-on-insulator CMOS
Kang et al. Design of Doherty power amplifiers for handset applications
US7109790B2 (en) High linearity doherty communication amplifier with integrated output matching unit
US7511575B2 (en) High-frequency power amplifier
WO2006016299A1 (fr) Amplificateur integre de classe f a compensation de capacite de sortie parasite
CN106664062B (zh) 集成3路Doherty放大器
Deguchi et al. A 33W GaN HEMT Doherty amplifier with 55% drain efficiency for 2.6 GHz base stations
US11936342B2 (en) Output-integrated transistor amplifier device packages incorporating internal connections
CN114424454A (zh) 具有集成谐波终止的多尔蒂放大器电路
KR102663823B1 (ko) 차동 구조를 이용하는 2단 도허티 전력 증폭 장치 및 이의 제어 방법
Hoffmann et al. A 4 GHz Digital Class-E Outphasing PA
JP2007043451A (ja) 高周波電力増幅用電子部品
Wan et al. A fully integrated high-efficiency three-stage Doherty power amplifier for small-cell application
US20220368285A1 (en) Doherty amplifier
US20230216456A1 (en) Power amplifier circuit
US11777461B2 (en) High efficiency wideband feedback amplifier
WO2024092499A1 (fr) Amplificateur doherty et son réseau de sortie, et procédé de conception d'amplificateur doherty
US20240204730A1 (en) Power amplifier
Negra et al. BiCMOS MMIC class-E power amplifier for 5 to 6 GHz wireless communication systems

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

122 Ep: pct application non-entry in european phase