WO2005117382A2 - Multi-channel pulse modulator system - Google Patents

Multi-channel pulse modulator system Download PDF

Info

Publication number
WO2005117382A2
WO2005117382A2 PCT/DK2005/000358 DK2005000358W WO2005117382A2 WO 2005117382 A2 WO2005117382 A2 WO 2005117382A2 DK 2005000358 W DK2005000358 W DK 2005000358W WO 2005117382 A2 WO2005117382 A2 WO 2005117382A2
Authority
WO
WIPO (PCT)
Prior art keywords
channel
pulse
signal
modulator
output
Prior art date
Application number
PCT/DK2005/000358
Other languages
French (fr)
Other versions
WO2005117382A3 (en
Inventor
Kim Rishøj PEDERSEN
Lars ARKNÆS-PEDERSEN
Original Assignee
Tc Electronic A/S
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tc Electronic A/S filed Critical Tc Electronic A/S
Priority to US11/596,642 priority Critical patent/US20080211594A1/en
Priority to DE602005012384T priority patent/DE602005012384D1/en
Priority to EP05744247A priority patent/EP1751856B1/en
Publication of WO2005117382A2 publication Critical patent/WO2005117382A2/en
Publication of WO2005117382A3 publication Critical patent/WO2005117382A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217—Class D power amplifiers; Switching amplifiers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4902—Pulse width modulation; Pulse position modulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/114—Indexing scheme relating to amplifiers the amplifier comprising means for electro-magnetic interference [EMI] protection
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/351—Pulse width modulation being used in an amplifying circuit

Definitions

  • the invention relates to a multi-channel pulse modulator according to the provisions of claim 1.
  • the present invention relates to a multi-channel pulse modulator system comprising a pulse modulator circuit PMC,
  • said pulse modulator circuit PMC comprises an N-channel modulator PWMS1, PWMS2,..PWMS6,
  • the modulator output is output from the pulse modulator circuit PMC by means of L output connections OP1, OPL of the pulse modulator circuit PMC and where L is less than the number of modulator channels N.
  • an advantageous interfacing has been established between the modulator circuit and the switching stage in the sense that a multi-channel, e.g. N-channel signal, is modulated into an N or N set of parallel signals by the modular of the modulator circuit and the modulated signal may be encoded or converted into a signal representation, which may be output from the modulator circuit in a small- level signal by means of a number of output connections L, e.g. L output pins, which is less than the number of modulated channels.
  • L is at least one according to the invention.
  • an N-channel modulated signal may be transmitted as a one channel by e.g. ultimately one single output connection or e.g. as one channel by e.g. two output connections forming a differential output connection of the circuit.
  • Numerous other configurations of the output connection may be applied within the scope of the invention. This advantage is in particular advantageous in relation to a number of modulated small-level signal channels, which must be fed to a switched high-level output stage.
  • said multi-channel pulse modulation system further comprises a switched output stage SWOS
  • said pulse modulator circuit PMC comprises an N-channel modulator PWMS1, PWMS2,..PWMS6; PM,
  • the modulator output is interfaced from the pulse modulator circuit PMC to the switching output stage SWOS by means of L output connections, e.g. output pins OPl, OPL, of the modulator circuit PMC and where L is less than the number of modulator channels N, an advantageous embodiment of the present invention is obtained.
  • said M-channel signal is established by a pulse signal combiner (PSC),
  • PSC pulse signal combiner
  • said pulse signal combiner combines at least one of said M-channel signals into a non-coincident pulse modulated signal (202, 203) representing at least a subset of an N-channel pulse modulated signal established by said N-channel modulator (PWMS1, PWMS2,..PWMS6; PM), an advantageous embodiment of the present invention is obtained.
  • a very interesting feature of the signal combining and signal splitting according to the invention is that cross-talk in the multi-channel output stage may be minimized due to the fact that the pulses transmitted over each of the M-channels by nature are non-coincident, thereby invoking that none of the output stages addressed by the M- channel switches at the same time unless a further signal processing occurs during the signal splitting and distributing to the N-channels at the receiving end.
  • said M-channel output comprises a sequence of analog pulses, and whereby said sequence of analog pulses defines the pulses of an N-channel pulse modulated signal, an advantageous embodiment of the present invention is obtained.
  • said pulse modulator circuit comprises a pulse modulator chip (PMC)
  • PMC pulse modulator chip
  • the pulse modulator circuit may comprise a single chip.
  • L connections comprises L output pins (OPl, OPL), an advantageous embodiment of the present invention is obtained.
  • SWOS switched output stage
  • the switched output stage may e.g. be comprised in one single chip, which may be advantageous in several different applications where a multi-channel amplifier is applied.
  • SWOS switched output stage
  • an advantageous embodiment of the present invention is obtained.
  • an advantageous embodiment may be obtained with respect to the single switching amplifiers and/or with respect to the arranging of the amplifiers in relation to space, cooling, topology in general, etc.
  • a distribution method must be applied in order to distribute the packed pulse modulated signal to the relevant channel amplifiers of the output stage.
  • said pulse modulation is a two-level modulation, a three-level modulation or a higher-level modulation, an advantageous embodiment of the present invention is obtained.
  • said multi-channel pulse modulation system comprises a pulse width modulation system comprising a multi-channel pulse width modulator comprised in said pulse modulator circuit.
  • a bi-directional communication established with respect to each output or representation thereof facilitate that information may be fed back from the output stage to the pulse modulator circuit by means of few connections, e.g. pins. Such information may e.g. be the actual switching times of the individual switched channels may be fed back to the modulator circuit, thereby enabling e.g. a desired compensation or modulation established responsive to actual switching times of the individual output channels.
  • said pulse modulator circuit comprises at least one connection dedicated for receipt of information from the state of the output stage, an advantageous embodiment of the present invention is obtained.
  • said output stage comprises a pulse signal splitter (PSS; 124), an advantageous embodiment of the present invention is obtained.
  • PSS pulse signal splitter
  • errors may, according to a preferred embodiment of the invention, relate to deliberate modifications of the N-channel pulse modulated signal in order to avoid simultaneous switching of the channels of the output stage. Such deliberate errors should of course not be corrected.
  • an M-channel signal may be output as a single-ended signal.
  • a one- channel signal may be transmitted by one output connection.
  • an M-channel signal may be output as a differential signal.
  • each of the applied M-channels are directional, thereby optimizing the signal flow between the pulse modulator circuit and the switching stage.
  • An advantage of e.g. dedicating one or several channels as return path(s) is that a relatively exhaustive information about the actual switching stage(s) and the general state of these stage(s) may be fed on a runtime basis back to the pulse modulator circuit for monitoring, evaluation and/or compensation purposes.
  • N-PMS N-channel pulse modulator
  • PMC pulse modulator circuit
  • said converting involves that at least one of said M-channel signals are modified into a non-coincident pulse modulated signal representing at least a subset of said N-channel pulse modulated signal and where said subset of said N-channel pulse modulated signal comprises at least two channels.
  • fig. 1 illustrates principles of signal combining and signal splitting according to the invention in pulse modulator multi-channel systems
  • fig. 3A-3C illustrate different properties of the individual channels of the modulator applied in the specific embodiment of fig. 4A and 4B,
  • fig. 5A-5B illustrate possible combination signals of the modulator output signals according to an embodiment of the present invention
  • fig. 6 illustrates a more detailed view of a part of an embodiment of the present invention.
  • FIG. 1 illustrates principles of signal combining and signal splitting applied in an exemplary N-M-N pulse modulator multi-channel system according to an embodiment of the invention.
  • an N-channel pulse modulated signal N-PMS e.g. an N- channel pulse width modulated signal modulated according to conventional pulse width modulation principles is combined into an M-channel signal, preferably analog pulse modulated signal, by means of a pulse signal combiner.
  • the M-channel signal is interfaced from the modulator circuit by means of a number of L connections of the modulator circuit.
  • the modulator may e.g. be comprised in a chip.
  • the number of output connections, e.g. output pins, of e.g. a 6-channel modulator chip may be as low as one.
  • the M-channel signal may then be transmitted to an output stage and split into an N- channel pulse modulated signal by means of a pulse signal splitter and thereby regenerated as intended and corresponding to the principles applied when the N- channel pulse modulated signal was established in the pulse modulator.
  • the N-channel pulse modulated signal should be established as a parallel sequence of N pulse modulated signal streams and where none of the switching times of the complete sequence or at least two of the N channels are coincident.
  • Such a modulation technique facilitates low cross-talk in the multi-channel output stage and a relatively straightforward combining of the N-channels at the modulator side by the pulse signal combiner PSC as all pulses may be merged into one analog signal without conflicts arising from e.g. two coincident pulse trigger signals in two parallel N-channels.
  • Fig. 2 illustrates some general principles of the invention.
  • the illustrated pulse modulator system comprises a pulse modulator circuit PMC receiving input signals IS.
  • the input signals may have any form and be established internally in the modulator circuit PMC or they may be established by interfacing the pulse modulator circuit with another signal processing circuit.
  • Input signals may comprise a single fast-running stream of data or a parallel stream of data, preferably one input line per channel.
  • the pulse modulator circuit may e.g. comprise a system of N pulse modulator channels, e.g. six, where the input signal is converted into a corresponding number of streams of pulse modulation representations PMr.
  • the pulse modulator combines the pulse modulation representations PMr into a low number, e.g. one differential coding of all channels of the pulse modulation representations and interfaces the stream via L output connections OPl,..,OPL, e.g. two, of the circuit PMC as an output pulse modulation representation OPMr.
  • a multi-channel pulse modulation representation has been established in a small-signal environment and represented as such, and the multi-channel output pulse modulation representations OPMr have been interfaced with the environment by a number of modulator circuit PMC output connections OPl,..,OPL which is lower than the number of channels N.
  • the output pulse modulation representations OPMr are then interfaced with a multichannel switched output stage SWOS by means of input connections IP1,..IPL, e.g. pins, via L-communication lines CL1,..CLL.
  • the number of channels of the output stage would typically correspond to the number of channels N of the pulse modulator circuitry PMC. It should in this context be stressed that the invention may apply even with only one communication line as the sole communication line from the modulator to the output stage, although two lines have been shown in the drawing.
  • the switched output stage may be arranged in one chip or in a multi-chip arrangement as indicated by the dotted lines.
  • the multi-channel switched output stage SWOS receives the output pulse modulation representations OPMr, and a pulse signal splitter PSS decodes (splits) the signal into N channels of reestablished pulse modulated signals RMS.
  • the N channels of reestablished pulse modulation representations are then fed to switched output stages SOS and output by means of N-output channels OC1, OCN.
  • each of the outputs are fed to demodulators and subsequently fed to loudspeakers LS.
  • the above described pulse modulator circuit PMC may advantageously comprise a pulse modulator chip comprising a number of output connections preferably constituted by output pin(s).
  • Fig. 3 A - 3C illustrate a few out of several different principle topologies of PWM- amplifier system which may find use in a multi-channel system of the invention
  • Figure 3 A illustrates an embodiment of a pulse width modulator system PWMS of an embodiment of the invention. It comprises a modulator input MI receiving an input signal IS.
  • the input signal is preferably the utility signal to be pulse width modulated.
  • An amplitude distribution filter ADF processes the input signal IS in order to adapt the input signal amplitude distribution to achieve the best performance of subsequent stages.
  • the amplitude distribution filter ADF establishes an output signal OS, also referred to as intermediate output signal, which is fed to a pulse width modulator PMOD.
  • the pulse width modulator PMOD establishes a pulse width modulated representation of the output signal, and outputs it via a modulator output MO as a modulator output signal MOS.
  • the illustrated embodiment is merely an example, and that several other pulse width modulator systems are suitable for use with the present invention.
  • the amplitude distribution filter ADF is, e.g., integrated into the pulse width modulator PMOD in such a way that it would render a simple illustration unclear with respect to the present invention.
  • a preferred embodiment is disclosed in co-pending application PCT/DK2004/000376, hereby incorporated by reference.
  • Figure 3B illustrates a further embodiment of a pulse width modulator system PWMS of the present invention, and a context for its use. It comprises all elements of figure 1A coupled as described above. It furthermore comprises an amplifier AMP receiving the modulator output MOS.
  • the amplifier is preferably of the power switch type, but may be any amplifier suited for amplifying a PWM-signal.
  • the amplifier may comprise any number of switches and couplings of these, in accordance with the type of PWM-modulation scheme used by the PWM-modulator PMOD.
  • the amplifier outputs a modulator system output signal MSOS via an amplifier output AMPO.
  • the modulator system output signal MSOS being the output of the pulse width modulator system PWMS of the present embodiment is preferably demodulated by means of a demodulator DEM, typically a low-loss, low-pass filter, and is fed to a loudspeaker LS.
  • a demodulator DEM typically a low-loss, low-pass filter
  • the amplifier, demodulator and loudspeaker may be coupled in any way suitable. This particularly applies for systems where the PWM-signal is distributed over two or more simultaneous signal parts, e.g. as typically used for three level PWM-signals.
  • FIG. 3C illustrates a further embodiment of a pulse width modulator system PWMS of the present invention, and in particular illustrates an example of an embodiment of the pulse width modulator PMOD.
  • the illustrated system comprises a PWM-amplifier/audio system for use with a discrete time input signal, e.g. a pulse code modulated (PCM) signal.
  • PCM pulse code modulated
  • the present embodiment comprises a modulator system input MI feeding an input signal IS to an amplitude distribution filter ADF.
  • the intermediate output signal OS of the amplitude distribution filter ADF is fed to the pulse width modulator PMOD.
  • the modulator output MOS of the pulse width modulator PMOD i.e. a pulse width modulated signal, is amplified by means of an amplifier AMP as described above and rendered into sound by means of a demodulator DEM and a loudspeaker setup LS as also described above.
  • Figure 3C further illustrates an embodiment of a pulse width modulator PMOD. It comprises an upsampling block 11 basically transforming the intermediate output signal OS from one sampling frequency representation into an N times higher sampling representation.
  • the upsampled signal is then fed to an intersection-computing block 12 adapted for determination of intersections with a parallel reference signal representation 16 provided by a reference signal generator 15.
  • the intersections may e.g. be established in the block 12 according to the principles disclosed in PCT/DK03/00334 hereby incorporated by reference, or in PCT/DK2004/000361 hereby incorporated by reference.
  • a consecutive noise shaping and quantizing block 13 feeds the established intersections to a pulse generator 14 which establishes the modulator output signal MOS, i.e. a pulse width modulated signal.
  • the amplitude distribution filter ADF may be integrated with the noise shaping and quantizing block 13 of the pulse width modulator PMOD.
  • pulse width modulator PMOD is only one of several possible embodiments suitable for use with the present invention.
  • several different kinds of pulse width modulation and encoding schemes may be used for establishing the pulse width modulated signal MOS.
  • This signal may thus perfectly be distributed over several sub-signals, e.g. when differential PWM-signals are established.
  • the amplifier AMP may comprise several sub-amplifiers, typically power switches, and the demodulator DEM may comprise several demodulators.
  • the loudspeaker setup may comprise several signal inputs.
  • An example of a further pulse width modulator PMOD embodiment that may be used with the present invention is disclosed in PCT/DK03/00475, hereby incorporated by reference.
  • modulator output signals MOS of the pulse width modulator system of e.g. fig. 3B or fig. 3C are merged or combined within the modulator chip to e.g. two communication lines and interfaced to the switched output stage, e.g. a chip.
  • Fig. 4A illustrates a principle embodiment of the invention.
  • a multi-channel PWM modulator system MCS embodied in a pulse modulator chip PMC.
  • Such a system may e.g. be used for pulse width modulating several audio channels, e.g. 6 channels, and may advantageously be implemented in a single integrated circuit.
  • output connectors here output pins
  • a possible solution to this problem is to combine the multiple audio channels into a fewer number of physical conductors.
  • the system comprises 6 audio channels it may be possible by means of a proper multiplexing algorithm, compression algorithm, etc., to combine the information of these into e.g. 2 or 4 physical wires.
  • FIG 4 is shown two signals entering the multi-channel PWM modulator system MCS. These signals may each require more than one physical connector, but use together preferably less than 6 connectors.
  • the combined channels signal is split into a signal for each of the 6 individual channels by a signal splitter 121.
  • each of the 6 channels may enter the multi-channel system MCS by its own physical connector.
  • Each of the 6 channels are provided to a pulse width modulating system PWMSl, PWMS2, ..., PWMS6 as input signals, whereof due to clarity in the drawing only a reference IS1 is given for the first channel.
  • the modulator output signals MOS1, etc. which are pulse width modulated representations for the input signal IS1, etc. are again combined into less than 6 physically wired signals by means of a signal combiner 123.
  • Figure 4 A further comprises a signal splitter 124 for dividing the combined modulator output signal into a reestablished pulse modulation signal RMS1, ..., RMS6 for each channel outside the integrated circuit comprising the multi-channel pulse width modulator system MCS.
  • the signal splitter 124 forms part of a pulse signal splitter PSS as described and explained with reference to fig. 2.
  • Each of these pulse width modulated output channels may then be fed to, e.g., separate amplifiers AMP1, ..., AMP6, preferably switch-mode amplifiers.
  • the combined modulator output signal may be fed directly to each of the subsequent, e.g. amplifiers, by bypassing the signal splitter 124.
  • the subsequent stage, e.g. amplifier should then be adapted to retrieve from the combined signal only the relevant channel.
  • a further reason for desiring non-concurrent pulse flanks is the probability of establishing cross-talk when, e.g., the amplifiers AMP1, ..., AMP6 are operated from the same power supply. By ensuring that the switches in different amplifiers are never required to switch simultaneously, the problem of cross-talk may be reduced.
  • Guaranteeing or at least increasing the probability of non-concurrent flanks in a multi-channel system e.g. a stereo system or a 5.1 system, is thus desired, and one way in which this may be ensured is, within the example embodiment of figure 4A, by dynamically adapting the problematic amplitude ranges of some of the pulse width modulator systems PWMSl, ..., PWMS 6 according to the intermediate output signal amplitudes of other pulse width modulator systems PWMSl, ..., PWMS 6.
  • Such dynamically adapting of the problematic amplitude ranges may e.g.
  • a pulse amplitude distribution manager 122 connected with each pulse width modulator system PWMSl, ..., PWMS 6 by means of two-way external control signals ECSl, etc.
  • the pulse amplitude distribution manager 122 may continuously obtain information of the currently processed input values or intermediate output values, and adaptively establish control information accordingly.
  • an amplitude distribution filter ADF as mentioned above, or other suitable means, may communicate with the pulse amplitude distribution manager 122 and on the basis of the relevant input signal ISl and external control signal ECSl cause establishment of non-concurrent flanks.
  • the signal combiner 123 and the pulse amplitude distribution manager 122 thus forms a pulse signal combiner PSC as described and explained with reference to fig. 2.
  • Figure 4B illustrates an alternative embodiment of an application as described regarding figure 4A.
  • Figure 4B also comprises a multi-channel pulse modulator system MCS as described above.
  • the multi-channel pulse modulator system also comprises a pulse signal combiner PSC comprising a pulse amplitude distribution manager 122 and a signal combiner 123.
  • the signal combiner 123 of figure 4B establishes a data signal 202 and a channel code signal 203 on the basis of the, e.g., six modulator output signals MOS1, ..., MOS6.
  • Figure 4B further comprises a pulse signal splitter PSS, which comprises a decoder 201 and parts of the output stages AMP1, ..., AMP6.
  • the data signal 202 comprises a compressed representation of the switching times for all channels, and is preferably transferred by means of a single wire.
  • the data signal 202 is connected to all output stages AMP1, ..., AMP6, which preferably comprise latches, e.g. flip-flops, in order to be able to read the data signal 202.
  • the channel code signal 203 may, e.g., be a 3 -bit signal transferred over 3 wires, and thus able to address up to 8 channels by binary representation.
  • the channel code signal 203 preferably comprises a pointer to the channel to which the switching time correspond.
  • the decoder 201 decodes the channel code signal 203 and is on this basis able to enable the latch of the corresponding output stage.
  • Figure 5 A comprises a timing diagram illustrating possible signal contents in order to clarify how the above-described mechanism may work.
  • Figure 5A comprises the modulator output signal MOS1, MOS2, MOS3, of three of the channels of figure 4B. Each signal comprises a PWM pulse, but with no simultaneous edges.
  • Figure 5 A further comprises the data signal 202, i.e. a compressed representation of the modulator output signals MOS1, MOS2, MOS3. Each pulse in the data signal 202 represents an edge, either rising or falling.
  • the width of each pulse in the data signal 202 is preferably as short as possible while still wide enough to be detected by the latches of the output stages. As there are no simultaneous edges, there is no problem in combining the edges of the modulator output signals into a single data signal.
  • a channel code signal 203 is establish in correlation with the data signal 202.
  • a possible channel code signal 203 is shown in figure 5A. In a period from a little before each pulse of the data signal 202 it is set to a binary value representing the respective channel. Via the decoder 201 this causes the latch of the output stage corresponding to that channel to be enabled in time for reading the pulse of the data signal 202.
  • the data signal 202 is shown as a bi-directional signal.
  • the data signal 202 may also be used for transmitting feedback from the output stage AMP1, ..., AMP6 to the pulse modulator circuit PMC.
  • Such feedback may, e.g., comprise the actual switch times established by the output stages.
  • the output stages typically comprise not only a fixed delay but also varying delays, e.g. dependent on the input signal, such information may be used for further pre-correction or compensation within the pulse modulator circuit PMC.
  • Other possible feedback may comprise information about the state of the output stages, e.g. if an output stage is in an illegal state, or otherwise malfunctioning, or information about variations in the power supply voltage provided to switching output stages.
  • the feedback may be established on the data signal wire during the period between the end of a switch time representing pulse and until the next switch time representing pulse.
  • a data signal 202 comprising feedback is illustrated in figure 5B.
  • the signal combiner 123 When the signal combiner 123 has established a switch time representing pulse for some channel it doesn't use the data signal wire until the next switch time representing pulse has to be established. In the intervening time the output stage may use the wire for feedback purposes.
  • the available feedback time slot may be pre-defined, or, e.g., controlled by the channel code signal, a further clock signal, or any other suitable signal.
  • the pulse modulator circuit PMC should evidently comprise a circuitry for receiving, interpreting and using the feedback. This may, e.g., be implemented by the pulse amplitude distribution manager 122. For feedback interpretation purposes the channel code 203 or a separate control signal may further be provided to the pulse modulator circuit PMC.
  • the data signal 202 may comprise adjusted switch time representations or reference switch time representations.
  • the pulse modulator circuit PMC comprises correcting and compensation logic for attempting to correct the errors in the output stages.
  • the pulse modulator circuit PMC merely transmits the correct reference switch time representations, and lets the output stages correct or compensate their own errors.
  • the output stages may comprise local, analog feedback. Thereby, e.g., power supply errors or variations may be compensated.
  • a combination is applied, where local, analog feedback in the output stages establish error information, which may be fed back to the pulse modulator circuit PMC by means of the data signal 202 or a separate signal.
  • FIG. 6 illustrates a detailed view of an embodiment of the connection between a pulse signal combiner PSC and a pulse signal splitter PSS according to the present invention.
  • the pulse signal combiner PSC comprises N inputs, MOS1, ..., MOS6, also referred to as output pulse modulation representations OPMr.
  • N is six.
  • Each input represents an input channel of a pulse modulator system PMC, e.g. audio channels.
  • the pulse signal combiner PSC establishes an M- channel communication signal 202, 203, which is transmitted to the pulse signal splitter PSS by means of L output connections.
  • M is two as it, e.g., comprises a data signal 202 and a channel code 203.
  • L is 4 in the present embodiment.
  • the pulse signal splitter PSS establishes a number of output channels RMS1, ..., RMS6, preferably corresponding to the N input channels.
  • N is greater than L
  • the communication between the pulse signal combiner PSC and pulse signal splitter PSS uses less connections from the pulse modulator circuit PMC than the number of channel processed by the multi-channel pulse modulator system MCS.
  • connections between the signal combiner and signal splitter may be uni- or bidirectional, may be a multilevel signals, may comprise any number of connections less than N, including 1 connection, may utilize any communication protocol and data transfer technology, etc.
  • only one wire connects the pulse modulator circuit PMC and the pulse signal splitter PSS, that wire comprising a multilevel signal where, e.g., the signal level is used for transmitting the channel code information.

Abstract

The present invention relates to a multi-channel pulse modulator system comprising a pulse modulator circuit, wherein said pulse modulator circuit comprises an N-channel, wherein the modulator output is output from the pulse modulator circuit by means of L output connections of the pulse modulator circuit and where L is less than the number of modulator channels N. The invention further relates to a method of converting an N-channel pulse modulated signal into an M-channel signal, where M is less than N.

Description

MULTI-CHANNEL PULSE MODULATOR SYSTEM
Field of the invention
The invention relates to a multi-channel pulse modulator according to the provisions of claim 1.
Summary of the invention
The present invention relates to a multi-channel pulse modulator system comprising a pulse modulator circuit PMC,
wherein said pulse modulator circuit PMC comprises an N-channel modulator PWMS1, PWMS2,..PWMS6,
wherein the modulator output is output from the pulse modulator circuit PMC by means of L output connections OP1, OPL of the pulse modulator circuit PMC and where L is less than the number of modulator channels N.
According to the invention an advantageous interfacing has been established between the modulator circuit and the switching stage in the sense that a multi-channel, e.g. N-channel signal, is modulated into an N or N set of parallel signals by the modular of the modulator circuit and the modulated signal may be encoded or converted into a signal representation, which may be output from the modulator circuit in a small- level signal by means of a number of output connections L, e.g. L output pins, which is less than the number of modulated channels. In this way, an advantageous export of modulated signals may be obtained by a reduced number of pins of the modulator circuit and by means of small-level signals. L is at least one according to the invention. Thus, a complete multi-channel pulse, e.g. an N-channel modulated signal may be transmitted as a one channel by e.g. ultimately one single output connection or e.g. as one channel by e.g. two output connections forming a differential output connection of the circuit. Numerous other configurations of the output connection may be applied within the scope of the invention. This advantage is in particular advantageous in relation to a number of modulated small-level signal channels, which must be fed to a switched high-level output stage.
When said multi-channel pulse modulation system further comprises a switched output stage SWOS,
wherein said pulse modulator circuit PMC comprises an N-channel modulator PWMS1, PWMS2,..PWMS6; PM,
wherein the modulator output is interfaced from the pulse modulator circuit PMC to the switching output stage SWOS by means of L output connections, e.g. output pins OPl, OPL, of the modulator circuit PMC and where L is less than the number of modulator channels N, an advantageous embodiment of the present invention is obtained.
When the L output connections (OPl, OPL) outputs an M-channel signal where M is less than N,
wherein said M-channel signal is established by a pulse signal combiner (PSC),
wherein said pulse signal combiner (PSC) combines at least one of said M-channel signals into a non-coincident pulse modulated signal (202, 203) representing at least a subset of an N-channel pulse modulated signal established by said N-channel modulator (PWMS1, PWMS2,..PWMS6; PM), an advantageous embodiment of the present invention is obtained.
When the number of output channels (OC1, OC2, OC3, ..OCN) of the switching output stage (SWOS) is N, an advantageous embodiment of the present invention is obtained.
When said pulse signal combiner (PSC) combines said N-channel pulse modulated signal by an initial establishment of said N-channel pulse signal of non-coincident pulses and whereby said non-coincident pulses subsequently are combined into said M-channel signal, an advantageous embodiment of the present invention is obtained.
A very interesting feature of the signal combining and signal splitting according to the invention is that cross-talk in the multi-channel output stage may be minimized due to the fact that the pulses transmitted over each of the M-channels by nature are non-coincident, thereby invoking that none of the output stages addressed by the M- channel switches at the same time unless a further signal processing occurs during the signal splitting and distributing to the N-channels at the receiving end.
When said M-channel output comprises a sequence of analog pulses, and whereby said sequence of analog pulses defines the pulses of an N-channel pulse modulated signal, an advantageous embodiment of the present invention is obtained.
When said pulse modulator circuit comprises a pulse modulator chip (PMC), an advantageous embodiment of the present invention is obtained.
According to a preferred embodiment of the invention the pulse modulator circuit may comprise a single chip.
When said L connections comprises L output pins (OPl, OPL), an advantageous embodiment of the present invention is obtained.
When said switched output stage (SWOS) is comprised in one single chip, an advantageous embodiment of the present invention is obtained.
The switched output stage may e.g. be comprised in one single chip, which may be advantageous in several different applications where a multi-channel amplifier is applied.
When said switched output stage (SWOS) is distributed in two or more chips, an advantageous embodiment of the present invention is obtained. When applying a multi-chip or multi-components switched output stage an advantageous embodiment may be obtained with respect to the single switching amplifiers and/or with respect to the arranging of the amplifiers in relation to space, cooling, topology in general, etc. When applying two or more chips, a distribution method must be applied in order to distribute the packed pulse modulated signal to the relevant channel amplifiers of the output stage.
When said pulse modulation is a two-level modulation, a three-level modulation or a higher-level modulation, an advantageous embodiment of the present invention is obtained.
When said multi-channel pulse modulation system comprises a pulse width modulation system comprising a multi-channel pulse width modulator comprised in said pulse modulator circuit.
When said pulse modulation amplifier is an audio converter, an advantageous embodiment of the present invention is obtained.
When at least one of said L-output connections (OPl, OPL) facilitate a bi-directional communication between the modulation' circuit (PMC) and said output stage, an advantageous embodiment of the present invention is obtained.
A bi-directional communication established with respect to each output or representation thereof facilitate that information may be fed back from the output stage to the pulse modulator circuit by means of few connections, e.g. pins. Such information may e.g. be the actual switching times of the individual switched channels may be fed back to the modulator circuit, thereby enabling e.g. a desired compensation or modulation established responsive to actual switching times of the individual output channels. When said pulse modulator circuit (PMC) comprises at least one connection dedicated for receipt of information from the state of the output stage, an advantageous embodiment of the present invention is obtained.
When said output stage comprises a pulse signal splitter (PSS; 124), an advantageous embodiment of the present invention is obtained.
When said pulse signal splitter (PSS; 124) corrects modifications applied in the pulse signal combiner (PSC) , an advantageous embodiment of the present invention is obtained.
When correcting modifications applied to the N-channel pulse modulated signal in the pulse signal combiner, errors may be avoided in the final pulse modulated signal of the relevant channel of the output stage.
It should of course be noted that such so-called errors may, according to a preferred embodiment of the invention, relate to deliberate modifications of the N-channel pulse modulated signal in order to avoid simultaneous switching of the channels of the output stage. Such deliberate errors should of course not be corrected.
When the number L of output connections is one, an advantageous embodiment of the present invention is obtained.
According to an embodiment of the invention, an M-channel signal may be output as a single-ended signal. Thus, according to an embodiment of the invention, a one- channel signal may be transmitted by one output connection.
When the number L of output connections is two, an advantageous embodiment of the present invention is obtained. According to an embodiment of the invention, an M-channel signal may be output as a differential signal.
When at least one of said M-channels are bidirectional, an advantageous embodiment of the present invention is obtained.
The advantage of applying bidirectionality between the pulse modulator circuit and the further switching circuitry is that e.g. switch delay times of the switching stage(s) may vary dynamically and may thereby be evaluated and compensated in the pulse modulator circuit . According to an embodiment of the invention, each of the applied M-channels are directional, thereby optimizing the signal flow between the pulse modulator circuit and the switching stage.
When at least a subset of said M-channels are directed from the pulse modulator circuit (PMC), an advantageous embodiment of the present invention is obtained.
When at least a further subset of said M-channels are directed to the pulse modulator circuit (PMC), an advantageous embodiment of the present invention is obtained.
An advantage of e.g. dedicating one or several channels as return path(s) is that a relatively exhaustive information about the actual switching stage(s) and the general state of these stage(s) may be fed on a runtime basis back to the pulse modulator circuit for monitoring, evaluation and/or compensation purposes.
When said M-channel signal is converted into an N-channel signal and distributed to N-channels of the output stage (AMP1, ..., AMP6) as pulse modulated signals, an advantageous embodiment of the present invention is obtained.
When said N-channel signal distributed to said output stage corresponds to an N- channel signal established by an N-channel pulse modulator (N-PMS) of said pulse modulator circuit (PMC), an advantageous embodiment of the present invention is obtained. The present invention further relates to a method of converting an N-channel pulse modulated signal into an M-channel signal, where M is less than N,
whereby said converting involves that at least one of said M-channel signals are modified into a non-coincident pulse modulated signal representing at least a subset of said N-channel pulse modulated signal and where said subset of said N-channel pulse modulated signal comprises at least two channels.
When said converting of said N-channel pulse modulated signal involves an initial establishment of said N-channel pulse signal of non-coincident pulses and whereby said non-coincident pulses subsequently are combined into said M-channel signals, an advantageous embodiment of the present invention is obtained.
The drawings
The invention will now be described with reference to drawings where
fig. 1 illustrates principles of signal combining and signal splitting according to the invention in pulse modulator multi-channel systems,
fig. 2 illustrates some general principles of the invention,
fig. 3A-3C illustrate different properties of the individual channels of the modulator applied in the specific embodiment of fig. 4A and 4B,
fig. 4A-4B illustrate specific multi-channel embodiments applying the principles of the present invention,
fig. 5A-5B illustrate possible combination signals of the modulator output signals according to an embodiment of the present invention, and where fig. 6 illustrates a more detailed view of a part of an embodiment of the present invention.
Detailed description Fig. 1 illustrates principles of signal combining and signal splitting applied in an exemplary N-M-N pulse modulator multi-channel system according to an embodiment of the invention.
According to the invention, an N-channel pulse modulated signal N-PMS, e.g. an N- channel pulse width modulated signal modulated according to conventional pulse width modulation principles is combined into an M-channel signal, preferably analog pulse modulated signal, by means of a pulse signal combiner. The M-channel signal is interfaced from the modulator circuit by means of a number of L connections of the modulator circuit. The modulator may e.g. be comprised in a chip. According to the invention, the number of output connections, e.g. output pins, of e.g. a 6-channel modulator chip may be as low as one.
The M-channel signal may then be transmitted to an output stage and split into an N- channel pulse modulated signal by means of a pulse signal splitter and thereby regenerated as intended and corresponding to the principles applied when the N- channel pulse modulated signal was established in the pulse modulator.
According to a very preferred embodiment of the invention, the N-channel pulse modulated signal should be established as a parallel sequence of N pulse modulated signal streams and where none of the switching times of the complete sequence or at least two of the N channels are coincident. Such a modulation technique facilitates low cross-talk in the multi-channel output stage and a relatively straightforward combining of the N-channels at the modulator side by the pulse signal combiner PSC as all pulses may be merged into one analog signal without conflicts arising from e.g. two coincident pulse trigger signals in two parallel N-channels.
Fig. 2 illustrates some general principles of the invention. The illustrated pulse modulator system according to the invention comprises a pulse modulator circuit PMC receiving input signals IS. The input signals may have any form and be established internally in the modulator circuit PMC or they may be established by interfacing the pulse modulator circuit with another signal processing circuit. Input signals may comprise a single fast-running stream of data or a parallel stream of data, preferably one input line per channel.
The pulse modulator circuit may e.g. comprise a system of N pulse modulator channels, e.g. six, where the input signal is converted into a corresponding number of streams of pulse modulation representations PMr. The pulse modulator combines the pulse modulation representations PMr into a low number, e.g. one differential coding of all channels of the pulse modulation representations and interfaces the stream via L output connections OPl,..,OPL, e.g. two, of the circuit PMC as an output pulse modulation representation OPMr.
In this way, a multi-channel pulse modulation representation has been established in a small-signal environment and represented as such, and the multi-channel output pulse modulation representations OPMr have been interfaced with the environment by a number of modulator circuit PMC output connections OPl,..,OPL which is lower than the number of channels N.
The output pulse modulation representations OPMr are then interfaced with a multichannel switched output stage SWOS by means of input connections IP1,..IPL, e.g. pins, via L-communication lines CL1,..CLL. The number of channels of the output stage would typically correspond to the number of channels N of the pulse modulator circuitry PMC. It should in this context be stressed that the invention may apply even with only one communication line as the sole communication line from the modulator to the output stage, although two lines have been shown in the drawing.
The switched output stage may be arranged in one chip or in a multi-chip arrangement as indicated by the dotted lines. The multi-channel switched output stage SWOS receives the output pulse modulation representations OPMr, and a pulse signal splitter PSS decodes (splits) the signal into N channels of reestablished pulse modulated signals RMS. The N channels of reestablished pulse modulation representations are then fed to switched output stages SOS and output by means of N-output channels OC1, OCN.
In the illustrated embodiments, each of the outputs are fed to demodulators and subsequently fed to loudspeakers LS.
According to a preferred embodiment of the invention, the above described pulse modulator circuit PMC may advantageously comprise a pulse modulator chip comprising a number of output connections preferably constituted by output pin(s).
Fig. 3 A - 3C illustrate a few out of several different principle topologies of PWM- amplifier system which may find use in a multi-channel system of the invention,
Figure 3 A illustrates an embodiment of a pulse width modulator system PWMS of an embodiment of the invention. It comprises a modulator input MI receiving an input signal IS. The input signal is preferably the utility signal to be pulse width modulated. An amplitude distribution filter ADF processes the input signal IS in order to adapt the input signal amplitude distribution to achieve the best performance of subsequent stages. The amplitude distribution filter ADF establishes an output signal OS, also referred to as intermediate output signal, which is fed to a pulse width modulator PMOD. The pulse width modulator PMOD establishes a pulse width modulated representation of the output signal, and outputs it via a modulator output MO as a modulator output signal MOS. It is noted that the illustrated embodiment is merely an example, and that several other pulse width modulator systems are suitable for use with the present invention. In a preferred alternative embodiment, the amplitude distribution filter ADF is, e.g., integrated into the pulse width modulator PMOD in such a way that it would render a simple illustration unclear with respect to the present invention. A preferred embodiment is disclosed in co-pending application PCT/DK2004/000376, hereby incorporated by reference.
Figure 3B illustrates a further embodiment of a pulse width modulator system PWMS of the present invention, and a context for its use. It comprises all elements of figure 1A coupled as described above. It furthermore comprises an amplifier AMP receiving the modulator output MOS. The amplifier is preferably of the power switch type, but may be any amplifier suited for amplifying a PWM-signal. The amplifier may comprise any number of switches and couplings of these, in accordance with the type of PWM-modulation scheme used by the PWM-modulator PMOD. The amplifier outputs a modulator system output signal MSOS via an amplifier output AMPO. The modulator system output signal MSOS being the output of the pulse width modulator system PWMS of the present embodiment is preferably demodulated by means of a demodulator DEM, typically a low-loss, low-pass filter, and is fed to a loudspeaker LS. According to the particular PWM-modulation scheme used, the amplifier, demodulator and loudspeaker may be coupled in any way suitable. This particularly applies for systems where the PWM-signal is distributed over two or more simultaneous signal parts, e.g. as typically used for three level PWM-signals.
Figure 3C illustrates a further embodiment of a pulse width modulator system PWMS of the present invention, and in particular illustrates an example of an embodiment of the pulse width modulator PMOD. The illustrated system comprises a PWM-amplifier/audio system for use with a discrete time input signal, e.g. a pulse code modulated (PCM) signal.
Like the embodiment of figure IB the present embodiment comprises a modulator system input MI feeding an input signal IS to an amplitude distribution filter ADF. The intermediate output signal OS of the amplitude distribution filter ADF is fed to the pulse width modulator PMOD. The modulator output MOS of the pulse width modulator PMOD, i.e. a pulse width modulated signal, is amplified by means of an amplifier AMP as described above and rendered into sound by means of a demodulator DEM and a loudspeaker setup LS as also described above.
Figure 3C further illustrates an embodiment of a pulse width modulator PMOD. It comprises an upsampling block 11 basically transforming the intermediate output signal OS from one sampling frequency representation into an N times higher sampling representation.
The upsampled signal is then fed to an intersection-computing block 12 adapted for determination of intersections with a parallel reference signal representation 16 provided by a reference signal generator 15. The intersections may e.g. be established in the block 12 according to the principles disclosed in PCT/DK03/00334 hereby incorporated by reference, or in PCT/DK2004/000361 hereby incorporated by reference. A consecutive noise shaping and quantizing block 13 feeds the established intersections to a pulse generator 14 which establishes the modulator output signal MOS, i.e. a pulse width modulated signal. In an alternative embodiment the amplitude distribution filter ADF, or parts of it, may be integrated with the noise shaping and quantizing block 13 of the pulse width modulator PMOD.
It is noted that the above-described embodiment of a pulse width modulator PMOD is only one of several possible embodiments suitable for use with the present invention. Also several different kinds of pulse width modulation and encoding schemes may be used for establishing the pulse width modulated signal MOS. This signal may thus perfectly be distributed over several sub-signals, e.g. when differential PWM-signals are established. In such cases also the amplifier AMP may comprise several sub-amplifiers, typically power switches, and the demodulator DEM may comprise several demodulators. Also the loudspeaker setup may comprise several signal inputs. An example of a further pulse width modulator PMOD embodiment that may be used with the present invention is disclosed in PCT/DK03/00475, hereby incorporated by reference.
A further example of a pulse width modulator PMOD embodiment that may be used with the present invention is disclosed in EP 1 178 388 Al, hereby incorporated by reference.
It is noted that the above-mentioned embodiment examples are not exhaustive, and that the present invention may be used in any context for any application and that the illustrations in figure 3 A, 3B and 3C are only examples for establishing a concept and context for the following detailed description.
It is noted, with reference to the below explanation of fig. 4A that a modification of the fig. 3B and 3C has to be made in order to apply the principles of the invention in a multi-channel system. Thus, when using e.g. N of the illustrated systems in parallel in a multi-channel amplifier setup, modulator output signals MOS of the pulse width modulator system of e.g. fig. 3B or fig. 3C are merged or combined within the modulator chip to e.g. two communication lines and interfaced to the switched output stage, e.g. a chip.
Fig. 4A illustrates a principle embodiment of the invention.
An example of an application where dynamically positioned problematic amplitude ranges may be advantageously utilized is given in figure 4A.
More details about the specific embodiment are given in the co-pending PCT/DK2004/000376, hereby included by reference. This application basically addresses the need for counteracting undesired side effects due to limited slew rate when outputting narrow pulses, resulting in a distortion of the pulse established by the output stage. Such counteracting, i.e. the method and means described in detail in PCT/DK2004/000376, may be applied advantageously together with the principles of the present invention in a multi-channel output stage as a modification of the signal fed to the switching stage may advantageously by applied to minimize cross-talk in the output stage by minimizing or removing switching at the same time. Such compensation requires a mutual control or interaction, as the switching or the intended switching of one channel may result in a modified switching of another channel.
It comprises an embodiment of a multi-channel PWM modulator system MCS embodied in a pulse modulator chip PMC. Such a system may e.g. be used for pulse width modulating several audio channels, e.g. 6 channels, and may advantageously be implemented in a single integrated circuit. One of several issues to consider when implementing a system in an integrated circuit is the use of output connectors, here output pins, as the number of these significantly impacts the cost of the integrated circuit, i.e. production and materials. A possible solution to this problem is to combine the multiple audio channels into a fewer number of physical conductors. When e.g. the system comprises 6 audio channels it may be possible by means of a proper multiplexing algorithm, compression algorithm, etc., to combine the information of these into e.g. 2 or 4 physical wires. In figure 4 is shown two signals entering the multi-channel PWM modulator system MCS. These signals may each require more than one physical connector, but use together preferably less than 6 connectors. Within the multi-channel system MCS the combined channels signal is split into a signal for each of the 6 individual channels by a signal splitter 121. Alternatively, each of the 6 channels may enter the multi-channel system MCS by its own physical connector. Each of the 6 channels are provided to a pulse width modulating system PWMSl, PWMS2, ..., PWMS6 as input signals, whereof due to clarity in the drawing only a reference IS1 is given for the first channel. The modulator output signals MOS1, etc., which are pulse width modulated representations for the input signal IS1, etc. are again combined into less than 6 physically wired signals by means of a signal combiner 123.
Figure 4 A further comprises a signal splitter 124 for dividing the combined modulator output signal into a reestablished pulse modulation signal RMS1, ..., RMS6 for each channel outside the integrated circuit comprising the multi-channel pulse width modulator system MCS. The signal splitter 124 forms part of a pulse signal splitter PSS as described and explained with reference to fig. 2. Each of these pulse width modulated output channels may then be fed to, e.g., separate amplifiers AMP1, ..., AMP6, preferably switch-mode amplifiers. Alternatively the combined modulator output signal may be fed directly to each of the subsequent, e.g. amplifiers, by bypassing the signal splitter 124. The subsequent stage, e.g. amplifier, should then be adapted to retrieve from the combined signal only the relevant channel.
In order to most optimally combine multiple pulse width modulated signals MOS1, etc., into a fewer physical signals by means of signal combiner 123, it may be beneficial to assume that none of the PWM-signals comprise concurrent pulse flanks. As the input signal amplitudes determine the pulse widths, and thus the flanks of the pulses, non-concurrent pulse flanks may be ensured by ensuring that a pulse width modulator PMOD of one pulse width modulator system PWMSl, ..., PWM6 never receives the same intermediate output signal OS amplitude at the same time as the modulator of another system PWMSl, ..., PWMS6, as this would probably cause concurrent pulse flanks to be established.
A further reason for desiring non-concurrent pulse flanks is the probability of establishing cross-talk when, e.g., the amplifiers AMP1, ..., AMP6 are operated from the same power supply. By ensuring that the switches in different amplifiers are never required to switch simultaneously, the problem of cross-talk may be reduced.
Guaranteeing or at least increasing the probability of non-concurrent flanks in a multi-channel system, e.g. a stereo system or a 5.1 system, is thus desired, and one way in which this may be ensured is, within the example embodiment of figure 4A, by dynamically adapting the problematic amplitude ranges of some of the pulse width modulator systems PWMSl, ..., PWMS 6 according to the intermediate output signal amplitudes of other pulse width modulator systems PWMSl, ..., PWMS 6. Such dynamically adapting of the problematic amplitude ranges may e.g. be performed by a pulse amplitude distribution manager 122 connected with each pulse width modulator system PWMSl, ..., PWMS 6 by means of two-way external control signals ECSl, etc. Thereby the pulse amplitude distribution manager 122 may continuously obtain information of the currently processed input values or intermediate output values, and adaptively establish control information accordingly. Within each pulse width modulator system PWMSl, ..., PWMS6 an amplitude distribution filter ADF as mentioned above, or other suitable means, may communicate with the pulse amplitude distribution manager 122 and on the basis of the relevant input signal ISl and external control signal ECSl cause establishment of non-concurrent flanks.
The signal combiner 123 and the pulse amplitude distribution manager 122 thus forms a pulse signal combiner PSC as described and explained with reference to fig. 2.
Evidently, the invention may be applied in several other technical concepts than the above-described.
Figure 4B illustrates an alternative embodiment of an application as described regarding figure 4A. Figure 4B also comprises a multi-channel pulse modulator system MCS as described above. The multi-channel pulse modulator system also comprises a pulse signal combiner PSC comprising a pulse amplitude distribution manager 122 and a signal combiner 123. The signal combiner 123 of figure 4B establishes a data signal 202 and a channel code signal 203 on the basis of the, e.g., six modulator output signals MOS1, ..., MOS6. Figure 4B further comprises a pulse signal splitter PSS, which comprises a decoder 201 and parts of the output stages AMP1, ..., AMP6. The data signal 202 comprises a compressed representation of the switching times for all channels, and is preferably transferred by means of a single wire. The data signal 202 is connected to all output stages AMP1, ..., AMP6, which preferably comprise latches, e.g. flip-flops, in order to be able to read the data signal 202. The channel code signal 203 may, e.g., be a 3 -bit signal transferred over 3 wires, and thus able to address up to 8 channels by binary representation. For every switching time comprised by the data signal 202, the channel code signal 203 preferably comprises a pointer to the channel to which the switching time correspond. The decoder 201 decodes the channel code signal 203 and is on this basis able to enable the latch of the corresponding output stage.
Figure 5 A comprises a timing diagram illustrating possible signal contents in order to clarify how the above-described mechanism may work. Figure 5A comprises the modulator output signal MOS1, MOS2, MOS3, of three of the channels of figure 4B. Each signal comprises a PWM pulse, but with no simultaneous edges. Figure 5 A further comprises the data signal 202, i.e. a compressed representation of the modulator output signals MOS1, MOS2, MOS3. Each pulse in the data signal 202 represents an edge, either rising or falling. The width of each pulse in the data signal 202 is preferably as short as possible while still wide enough to be detected by the latches of the output stages. As there are no simultaneous edges, there is no problem in combining the edges of the modulator output signals into a single data signal. In order for the output stages to know which of the data signal pulses correspond to which channels, a channel code signal 203 is establish in correlation with the data signal 202. A possible channel code signal 203 is shown in figure 5A. In a period from a little before each pulse of the data signal 202 it is set to a binary value representing the respective channel. Via the decoder 201 this causes the latch of the output stage corresponding to that channel to be enabled in time for reading the pulse of the data signal 202.
In figure 4B the data signal 202 is shown as a bi-directional signal. In addition to the working mode describe above, the data signal 202 may also be used for transmitting feedback from the output stage AMP1, ..., AMP6 to the pulse modulator circuit PMC. Such feedback may, e.g., comprise the actual switch times established by the output stages. As the output stages typically comprise not only a fixed delay but also varying delays, e.g. dependent on the input signal, such information may be used for further pre-correction or compensation within the pulse modulator circuit PMC. Other possible feedback may comprise information about the state of the output stages, e.g. if an output stage is in an illegal state, or otherwise malfunctioning, or information about variations in the power supply voltage provided to switching output stages. As the output stage delay is typically longer than the necessary width of the data signal pulses, the feedback may be established on the data signal wire during the period between the end of a switch time representing pulse and until the next switch time representing pulse. Such a data signal 202 comprising feedback is illustrated in figure 5B. When the signal combiner 123 has established a switch time representing pulse for some channel it doesn't use the data signal wire until the next switch time representing pulse has to be established. In the intervening time the output stage may use the wire for feedback purposes. The available feedback time slot may be pre-defined, or, e.g., controlled by the channel code signal, a further clock signal, or any other suitable signal. In case of using the feedback feature, the pulse modulator circuit PMC should evidently comprise a circuitry for receiving, interpreting and using the feedback. This may, e.g., be implemented by the pulse amplitude distribution manager 122. For feedback interpretation purposes the channel code 203 or a separate control signal may further be provided to the pulse modulator circuit PMC.
The data signal 202 may comprise adjusted switch time representations or reference switch time representations. In the first case the pulse modulator circuit PMC comprises correcting and compensation logic for attempting to correct the errors in the output stages. In the latter case the pulse modulator circuit PMC merely transmits the correct reference switch time representations, and lets the output stages correct or compensate their own errors. In such case the output stages may comprise local, analog feedback. Thereby, e.g., power supply errors or variations may be compensated. In a further embodiment a combination is applied, where local, analog feedback in the output stages establish error information, which may be fed back to the pulse modulator circuit PMC by means of the data signal 202 or a separate signal.
Figure 6 illustrates a detailed view of an embodiment of the connection between a pulse signal combiner PSC and a pulse signal splitter PSS according to the present invention. The pulse signal combiner PSC comprises N inputs, MOS1, ..., MOS6, also referred to as output pulse modulation representations OPMr. In the present embodiment N is six. Each input represents an input channel of a pulse modulator system PMC, e.g. audio channels. The pulse signal combiner PSC establishes an M- channel communication signal 202, 203, which is transmitted to the pulse signal splitter PSS by means of L output connections. In the embodiment of figure 6 M is two as it, e.g., comprises a data signal 202 and a channel code 203. As the channel code in the present embodiment uses 3 wires, L is 4 in the present embodiment. The pulse signal splitter PSS establishes a number of output channels RMS1, ..., RMS6, preferably corresponding to the N input channels.
It is noted that the embodiment of figure 6 is an example, and that any values of N, M and L are within the present invention, as long as N is greater than L, i.e. the communication between the pulse signal combiner PSC and pulse signal splitter PSS uses less connections from the pulse modulator circuit PMC than the number of channel processed by the multi-channel pulse modulator system MCS.
Hence connections between the signal combiner and signal splitter may be uni- or bidirectional, may be a multilevel signals, may comprise any number of connections less than N, including 1 connection, may utilize any communication protocol and data transfer technology, etc. Thus, in an alternative embodiment only one wire connects the pulse modulator circuit PMC and the pulse signal splitter PSS, that wire comprising a multilevel signal where, e.g., the signal level is used for transmitting the channel code information.

Claims

Claims
1. A multi-channel pulse modulator system comprising a pulse modulator circuit (PMC),
wherein said pulse modulator circuit (PMC) comprises an N-channel modulator (PWMSl, PWMS2,..PWMS6),
wherein the modulator output is output from the pulse modulator circuit (PMC) by means of L output connections (OPl, OPL) of the pulse modulator circuit (PMC) and where L is less than the number of modulator channels N.
2. A multi-channel pulse modulator system according to claim 1, wherein said multichannel pulse modulation system further comprises a switched output stage (SWOS),
wherein said pulse modulator circuit (PMC) comprises an N-channel modulator (PWMSl, PWMS2,..PWMS6; PM),
wherein the modulator output is interfaced from the pulse modulator circuit (PMC) to the switching output stage (SWOS) by means of L output connections, e.g. output pins (OPl, OPL), of the modulator circuit (PMC) and where L is less than the number of modulator channels N.
3. A multi-channel pulse modulator system according to claim 1 or 2, wherein the L output comiections (OPl, OPL) outputs an M-channel signal where M is less than N,
wherein said M-channel signal is established by a pulse signal combiner (PSC),
wherein said pulse signal combiner (PSC) combines at least one of said M-channel signals into a non-coincident pulse modulated signal (202, 203) representing at least a subset of an N-channel pulse modulated signal established by said N-channel modulator (PWMSl, PWMS2,..PWMS6; PM),
4. A multi-channel pulse modulator system according to any of the claims 1 to 3, wherein the number of output channels (OC1, OC2, OC3, ..OCN) of the switching output stage (SWOS) is N.
5. A multi-channel pulse modulator system according to any of the claims 1 to 4, wherein said pulse signal combiner (PSC) combines said N-channel pulse modulated signal by an initial establishment of said N-channel pulse signal of non-coincident pulses and whereby said non-coincident pulses subsequently are combined into said M-channel signal.
6. A multi-channel pulse modulator system according to any of the claims 1 to 5, whereby said M-channel output comprises a sequence of analog pulses, and whereby said sequence of analog pulses defines the pulses of an N-channel pulse modulated signal.
7. A multi-channel pulse modulator system according to any of the claims 1 to 6, wherein said pulse modulator circuit comprises a pulse modulator chip (PMC).
8. A multi-channel pulse modulator system according to any of the claims 1 to 7, wherein said L connections comprises L output pins (OPl, OPL).
9. A multi-channel pulse modulator system according to any of the claims 1 to 8, wherein said switched output stage (SWOS) is comprised in one single chip.
10. A multi-channel pulse modulator system according to any of the claims 1 to 9, wherein said switched output stage (SWOS) is distributed in two or more chips.
11. A multi-channel pulse modulator system according to any of the claims 1 to 10, wherein said pulse modulation is a two-level modulation, a three-level modulation or a higher-level modulation.
12. A multi-channel pulse modulator system according to any of the claims 1 to 11, wherein said multi-channel pulse modulation system comprises a pulse width modulation system comprising a multi-channel pulse width modulator comprised in said pulse modulator circuit.
13. A multi-channel pulse modulator system according to any of the claims 1 to 12, wherein said pulse modulation amplifier is an audio converter
14. A multi-channel pulse modulator system according to any of the claims 1 to 13, wherein at least one of said L-output comiections (OPl, OPL) facilitate a bidirectional communication between the modulation circuit (PMC) and said output stage.
15. A multi-channel pulse modulator system according to any of the claims 1 to 14, wherein said pulse modulator circuit (PMC) comprises at least one connection dedicated for receipt of information from the state of the output stage.
16. A multi-channel pulse modulator system according to any of the claims 1 to 15, wherein said output stage comprises a pulse signal splitter (PSS; 124).
17. A multi-channel pulse modulator system according to any of the claims 1 to 16, wherein said pulse signal splitter (PSS; 124) corrects modifications applied in the pulse signal combiner (PSC).
18. A multi-channel pulse modulator system according to any of the claims 1 to 17, whereby the number L of output connections is one.
19. A multi-channel pulse modulator system according to any of the claims 1 to 18, whereby the number L of output connections is two.
20. A multi-channel pulse modulator system according to any of the claims 1 to 19, whereby at least one of said M-channels are bidirectional.
21. A multi-channel pulse modulator system according to any of the claims 1 to 20, whereby at least a subset of said M-channels are directed from the pulse modulator circuit (PMC).
22. A multi-channel pulse modulator system according to any of the claims 1 to 21, whereby at least a further subset of said M-channels are directed to the pulse modulator circuit (PMC).
23. A multi-channel pulse modulator system according to any of the claims 1 to 22, wherein said M-channel signal is converted into an N-channel signal and distributed to N-channels of the output stage (AMP1, ..., AMP6) as pulse modulated signals.
24. A multi-channel pulse modulator system according to any of the claims 1 to 23, wherein said N-channel signal distributed to said output stage corresponds to an N- channel signal established by an N-channel pulse modulator (N-PMS) of said pulse modulator circuit (PMC).
25. Method of converting an N-channel pulse modulated signal into an M-channel signal, where M is less than N,
whereby said converting involves that at least one of said M-channel signals are modified into a non-coincident pulse modulated signal representing at least a subset of said N-channel pulse modulated signal and where said subset of said N-channel pulse modulated signal comprises at least two channels.
26. Method of converting an N-channel pulse modulated signal into an M-channel signal according to claim 25, whereby said converting of said N-channel pulse modulated signal involves an initial establishment of said N-channel pulse signal of non-coincident pulses and whereby said non-coincident pulses subsequently are combined into said M-channel signals.
PCT/DK2005/000358 2004-05-28 2005-05-30 Multi-channel pulse modulator system WO2005117382A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US11/596,642 US20080211594A1 (en) 2004-05-28 2005-05-30 Multi-Channel Pulse Modulator System
DE602005012384T DE602005012384D1 (en) 2004-05-28 2005-05-30 MULTI-CHANNEL IMPULSE MODULATOR SYSTEM
EP05744247A EP1751856B1 (en) 2004-05-28 2005-05-30 Multi-channel pulse modulator system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DKPCT/DK2004/000376 2004-05-28
PCT/DK2004/000376 WO2005117253A1 (en) 2004-05-28 2004-05-28 Pulse width modulator system

Publications (2)

Publication Number Publication Date
WO2005117382A2 true WO2005117382A2 (en) 2005-12-08
WO2005117382A3 WO2005117382A3 (en) 2006-03-16

Family

ID=34957542

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/DK2004/000376 WO2005117253A1 (en) 2004-05-28 2004-05-28 Pulse width modulator system
PCT/DK2005/000358 WO2005117382A2 (en) 2004-05-28 2005-05-30 Multi-channel pulse modulator system

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/DK2004/000376 WO2005117253A1 (en) 2004-05-28 2004-05-28 Pulse width modulator system

Country Status (5)

Country Link
US (2) US7728689B2 (en)
EP (2) EP1751855B1 (en)
AT (2) ATE387750T1 (en)
DE (2) DE602004012165T2 (en)
WO (2) WO2005117253A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7613920B2 (en) 2005-08-22 2009-11-03 Alcatel Lucent Mechanism to avoid expensive double-encryption in mobile networks

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE602004012165T2 (en) * 2004-05-28 2009-06-18 The Tc Group A/S PULSE WIDTH MODULATOR SYSTEM
GB2425668B (en) 2005-01-17 2009-02-25 Wolfson Microelectronics Plc Pulse width modulator quantisation circuit
US7720170B2 (en) * 2005-12-13 2010-05-18 Awq Consulting Inc. Low emission signal generator and distributor system
WO2013088173A1 (en) * 2011-12-14 2013-06-20 Wolfson Microelectronics Plc Data transfer
GB2497566A (en) * 2011-12-14 2013-06-19 Wolfson Microelectronics Plc Simultaneous transmission of a plurality of audio data streams via a single communication link
DE102022104868B4 (en) 2022-03-02 2024-05-02 Webasto SE Arrangement for operating an electrical component in a vehicle

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4345323A (en) * 1980-01-07 1982-08-17 Amp Incorporated Pulse duration digital multiplexing system
US4488121A (en) * 1981-02-16 1984-12-11 Bbc Brown, Boveri & Company, Limited Method and apparatus for amplifying an analog low-frequency signal by a switching amplifier
US4703471A (en) * 1985-01-02 1987-10-27 General Electric Company Monolithically integrated electro-optical multiplexer/demultiplexer
US20020097085A1 (en) * 2000-10-30 2002-07-25 Shawn Stapleton High efficiency power amplifier systems and methods
US6552607B1 (en) * 2001-11-12 2003-04-22 Apogee Technology Inc. Time division multiplexed PWM amplifier

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5521577A (en) 1978-08-03 1980-02-15 Nippon Kokan Kk <Nkk> Method of cooling material loading device at the top of blast furnace
JPS5582596A (en) * 1978-12-18 1980-06-21 Sony Corp Head phone unit
US4240036A (en) * 1979-04-13 1980-12-16 General Electric Company Linearized three-state switching amplifier
LU84520A1 (en) 1982-12-10 1984-10-22 Wurth Paul Sa COOLING DEVICE FOR A LOADING INSTALLATION OF A TANK OVEN
JPS61171244A (en) * 1985-01-25 1986-08-01 Nippon Signal Co Ltd:The Method for synthesizing pulse width modulation wave
GB9103777D0 (en) * 1991-02-22 1991-04-10 B & W Loudspeakers Analogue and digital convertors
LU87948A1 (en) * 1991-06-12 1993-01-15 Wurth Paul Sa DEVICE FOR COOLING A DISTRIBUTION CHUTE OF A LOADING INSTALLATION OF A TANK OVEN
US5617058A (en) * 1995-11-13 1997-04-01 Apogee Technology, Inc. Digital signal processing for linearization of small input signals to a tri-state power switch
US5956674A (en) * 1995-12-01 1999-09-21 Digital Theater Systems, Inc. Multi-channel predictive subband audio coder using psychoacoustic adaptive bit allocation in frequency, time and over the multiple channels
US6028944A (en) * 1997-03-04 2000-02-22 Compaq Computer Corporation Signal processing apparatus with selective power amplification
DE19857524C2 (en) * 1998-12-14 2001-09-06 Siemens Ag Power amplifier
US6107876A (en) * 1999-04-13 2000-08-22 Ravisent Technologies, Inc. Digital input switching audio power amplifier
DE69926728T2 (en) * 1999-04-27 2006-05-18 Stmicroelectronics S.R.L., Agrate Brianza Limiter for the analog input signal swing in a Class D amplifier with a constant duty cycle
US6665338B1 (en) * 2000-01-05 2003-12-16 Motorola, Inc. Circuitry for converting a sampled digital signal to a naturally sampled digital signal and method therefor
US6538504B1 (en) * 2000-05-19 2003-03-25 Jam Technologies, Llc Switching amplifier crossover distortion reduction technique
US6429737B1 (en) * 2000-07-06 2002-08-06 Stmicroelectronics, Inc. Method and apparatus for multi-channel digital amplification
DE60029097T2 (en) 2000-08-04 2007-06-14 Stmicroelectronics S.R.L., Agrate Brianza Pulse Code Modulation / Pulse Width Modulation Converter with Pulse Width Modulation Power Amplifier
US6593807B2 (en) * 2000-12-21 2003-07-15 William Harris Groves, Jr. Digital amplifier with improved performance
US6606044B2 (en) * 2002-01-02 2003-08-12 Motorola, Inc. Method and apparatus for generating a pulse width modulated signal
US20040189502A1 (en) * 2003-03-04 2004-09-30 Lee Ying Lau Multi-level pulse width modulation in digital system
US20040223545A1 (en) * 2003-03-04 2004-11-11 Lee Ying Lau Multi-level pulse width modulation in digital system
WO2004105242A2 (en) 2003-05-20 2004-12-02 Tc Electronics A/S Method of estimating an intersection between at least two continuous signal representations
ATE374454T1 (en) 2003-07-07 2007-10-15 Tc Electronic As METHOD FOR PRODUCING A PWM MODULATED OUTPUT SIGNAL REPRESENTATION
DE10337782B4 (en) * 2003-07-14 2007-03-01 Micronas Gmbh Method and circuit for effective conversion of PCM to PWM data
US6970051B2 (en) * 2003-12-08 2005-11-29 Harris Corporation Pulse width modulator circuit having negative bias
DE602004012165T2 (en) * 2004-05-28 2009-06-18 The Tc Group A/S PULSE WIDTH MODULATOR SYSTEM

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4345323A (en) * 1980-01-07 1982-08-17 Amp Incorporated Pulse duration digital multiplexing system
US4488121A (en) * 1981-02-16 1984-12-11 Bbc Brown, Boveri & Company, Limited Method and apparatus for amplifying an analog low-frequency signal by a switching amplifier
US4703471A (en) * 1985-01-02 1987-10-27 General Electric Company Monolithically integrated electro-optical multiplexer/demultiplexer
US20020097085A1 (en) * 2000-10-30 2002-07-25 Shawn Stapleton High efficiency power amplifier systems and methods
US6552607B1 (en) * 2001-11-12 2003-04-22 Apogee Technology Inc. Time division multiplexed PWM amplifier

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
FLOROS A C ET AL: "A novel and efficient PCM to PWM converter for digital audio amplifiers" ELECTRONICS, CIRCUITS AND SYSTEMS, 1999. PROCEEDINGS OF ICECS '99. THE 6TH IEEE INTERNATIONAL CONFERENCE ON PAFOS, CYPRUS 5-8 SEPT. 1999, PISCATAWAY, NJ, USA,IEEE, US, vol. 1, 5 September 1999 (1999-09-05), pages 165-168, XP010361459 ISBN: 0-7803-5682-9 *
PATENT ABSTRACTS OF JAPAN vol. 004, no. 130 (E-025), 12 September 1980 (1980-09-12) & JP 55 082596 A (SONY CORP), 21 June 1980 (1980-06-21) *
PATENT ABSTRACTS OF JAPAN vol. 010, no. 379 (E-465), 18 December 1986 (1986-12-18) & JP 61 171244 A (NIPPON SIGNAL CO LTD:THE), 1 August 1986 (1986-08-01) *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7613920B2 (en) 2005-08-22 2009-11-03 Alcatel Lucent Mechanism to avoid expensive double-encryption in mobile networks

Also Published As

Publication number Publication date
EP1751856A2 (en) 2007-02-14
DE602004012165D1 (en) 2008-04-10
US7728689B2 (en) 2010-06-01
EP1751855B1 (en) 2008-02-27
EP1751856B1 (en) 2009-01-14
WO2005117253A1 (en) 2005-12-08
ATE387750T1 (en) 2008-03-15
DE602004012165T2 (en) 2009-06-18
WO2005117382A3 (en) 2006-03-16
US20080278253A1 (en) 2008-11-13
US20080211594A1 (en) 2008-09-04
ATE421190T1 (en) 2009-01-15
DE602005012384D1 (en) 2009-03-05
EP1751855A1 (en) 2007-02-14

Similar Documents

Publication Publication Date Title
EP1751856B1 (en) Multi-channel pulse modulator system
US7250816B2 (en) Method and apparatus for combining multiple signals for high efficiency applications
US6795004B2 (en) Delta-sigma modulation apparatus and signal amplification apparatus
US7173548B2 (en) Method and related apparatus for digital-analog conversion
CA2764598A1 (en) Optical interconnection arrangement for high speed, high density communication systems
IL268558B2 (en) A/v interconnection architecture including an audio down-mixing transmitter a/v endpoint and distributed channel amplification
KR100739786B1 (en) Multi-channel digital amplifier and method for processing thereof
US20210399697A1 (en) Power amplification apparatus, beamforming system, transmitter, and base station
EP2395685B1 (en) An apparatus and a method for modulation of an optical signal
US6690744B2 (en) Digital line driver circuit
US20080042688A1 (en) Line driver device
US6330289B1 (en) System for improving base station amplifier performance
US20090022327A1 (en) System having a pulse width modulation device
US20040223545A1 (en) Multi-level pulse width modulation in digital system
EP1220443B1 (en) xDSL class C-AB driver
KR102204356B1 (en) Low-power pulse width modulation transmitter
JPH0879186A (en) Optical transmission circuit, optical reception circuit, and optical transmission/reception circuit
US20040189502A1 (en) Multi-level pulse width modulation in digital system
US20220329942A1 (en) Audio circuit, and reproduction method of dsd signal
Verplaetse et al. A 4-to-1 240 Gb/s PAM-4 MUX with a 7-tap mixed-signal FFE in 55nm BiCMOS
KR20030007226A (en) Fully digitized audio system
US11088878B2 (en) Transceiver using multi-level braid signaling and method of operating the same
US7012477B2 (en) Modulation using discrete amplitude adjustment and dual digital delay lines
US7554391B1 (en) Amplifier having a virtual ground and method thereof
US7453950B2 (en) System and method of efficiently modulating data using symbols having more than one pulse

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 2005744247

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2005744247

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 11596642

Country of ref document: US