WO2005109484A1 - Post treatment of low k dielectric films - Google Patents

Post treatment of low k dielectric films Download PDF

Info

Publication number
WO2005109484A1
WO2005109484A1 PCT/US2005/002927 US2005002927W WO2005109484A1 WO 2005109484 A1 WO2005109484 A1 WO 2005109484A1 US 2005002927 W US2005002927 W US 2005002927W WO 2005109484 A1 WO2005109484 A1 WO 2005109484A1
Authority
WO
WIPO (PCT)
Prior art keywords
dielectric constant
low dielectric
constant film
post
treating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2005/002927
Other languages
French (fr)
Inventor
Zhenjiang Cui
Josephine J. Chang
Alexandros T. Demos
Reza Arghavani
Derek R. Witty
Helen R. Armer
Girish A. Dixit
Hichem M'saad
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Priority to KR1020067024006A priority Critical patent/KR101046530B1/en
Priority to JP2007509459A priority patent/JP4769344B2/en
Publication of WO2005109484A1 publication Critical patent/WO2005109484A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
    • H10P14/668—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials
    • H10P14/6681—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si
    • H10P14/6684—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si the compound comprising silicon and oxygen
    • H10P14/6686—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si the compound comprising silicon and oxygen the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
    • H10P14/6536—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light
    • H10P14/6538—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light by exposure to UV light
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
    • H10P14/6536—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light
    • H10P14/6539—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light by exposure to corpuscular radiation, e.g. exposure to electrons, alpha-particles, protons or ions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326—Deposition processes
    • H10P14/6328—Deposition from the gas or vapour phase
    • H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H10P14/6336—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
    • H10P14/665—Porous materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC

Definitions

  • Embodiments of the present invention relate to the fabrication of integrated circuits. More particularly, embodiments of the present invention relate to a process for depositing and post-treating low dielectric constant films.
  • Thermal and plasma annealing processes have been developed in attempts to improve the properties of low dielectric constant films.
  • Thermal and plasma annealing processes have typically been performed at temperatures of less than about 400 C C in order to prevent damage to other components of the substrate or device on which the low dielectric constant film is deposited. It has been found that thermal and plasma annealing processes can densify low dielectric constant films containing Si, C, and O. However, such annealing processes typically are performed for about 30 minutes to 2 hours, and thus significantly increase substrate processing times. Also, further improvements in the mechanical and dielectric properties of the low dielectric constant films are still desired.
  • Embodiments of the invention provide a method of processing a substrate, comprising depositing a low dielectric constant film comprising silicon and carbon on a substrate in the presence of RF power and post-treating the deposited low dielectric constant film by a process comprising heating the low dielectric constant film to a desired temperature of at least about 600°C at a rate of at least about 10°C/sec, wherein the low dielectric constant film is maintained at the desired temperature for about five seconds or less, and then cooling the low dielectric constant film at a rate of at least about 10°C/sec.
  • the low dielectric constant film is heated and cooled within a time period of about 0.5 minutes to about 5 minutes.
  • the low dielectric constant film is heated from a temperature of between about 25°C and about 250°C to a desired temperature of between about 600°C and about 1000°C, wherein the low dielectric constant film is heated at the desired temperature for about five seconds or less, and then cooled from the desired temperature, wherein the low dielectric constant film is heated and cooled within a time period of about 0.5 minutes to about 5 minutes.
  • Further embodiments of the invention include post-treating a low dielectric constant film by heating the low dielectric constant film to a desired temperature at a rate of at least about 10°C/sec, wherein the low dielectric constant film is maintained at the desired temperature for about five seconds or less, cooling the low dielectric constant film at a rate of at least about 10°C/sec, and treating the low dielectric constant film with one or more processes selected from the group consisting of an electron beam treatment and UV radiation treatment.
  • Figure 1 is a cross-sectional diagram of an exemplary CVD reactor configured for use according to embodiments described herein.
  • FIG. 2 is a diagrammatic view in vertical cross-section of a portion of a rapid thermal processing (RTP) chamber according to an embodiment of the present invention.
  • RTP rapid thermal processing
  • Figure 3 is an electron beam chamber in accordance with an embodiment of the invention.
  • Embodiments of the present invention provide a method of depositing a low dielectric constant film on a substrate and post-treating the low dielectric constant film by a process comprising rapidly heating the low dielectric constant film to a desired high temperature, such as between about 600°C and about 1000°C, and then rapidly cooling the low dielectric constant film such that the low dielectric constant film is exposed to the desired high temperature for about five seconds or less.
  • the low dielectric constant film is exposed to the desired high temperature for about one second or less.
  • the process of rapidly heating and cooling the low dielectric constant film is a spike annealing process.
  • the low dielectric constant film has a dielectric constant of less than about 4 and comprises silicon and carbon, and preferably, oxygen.
  • the low dielectric constant film is deposited from a mixture comprising one or more organosilicon compounds in the presence of RF power.
  • the one or more organosilicon compounds used to deposit the low dielectric constant layer may be organosilanes, organosiloxanes, or combinations thereof.
  • organosilicon compound as used herein is intended to refer to compounds containing carbon atoms in organic groups, and can be cyclic or linear. Organic groups may include alkyl, alkenyl, cyclohexenyl, and aryl groups in addition to functional derivatives thereof.
  • the organosilicon compounds include one or more carbon atoms attached to a silicon atom such that the carbon atoms are not readily removed by oxidation at suitable processing conditions.
  • the organosilicon compounds may also preferably include one or more oxygen atoms.
  • Suitable cyclic organosilicon compounds include a ring structure having three or more silicon atoms, and optionally one or more oxygen atoms.
  • Commercially available cyclic organosilicon compounds that may be used include rings having alternating silicon and oxygen atoms with one or two alkyl groups bonded to the silicon atoms.
  • Some exemplary cyclic organosilicon compounds include:
  • Suitable linear organosilicon compounds include aliphatic organosilicon compounds having linear or branched structures with one or more silicon atoms and one or more carbon atoms.
  • the organosilicon compounds may further include one or more oxygen atoms.
  • Some exemplary linear organosilicon compounds include: methylsilane, CH 3 -SiH 3 dimethylsilane, (CH 3 ) 2 -SiH 2 trimethylsilane, (CH 3 ) 3 -SiH ethylsilane, CH 3 -CH 2 -SiH 3 disilanomethane, SiH 3 -CH 2 -SiH 3 bis(methylsilano)methane, CH 3 -SiH -CH 2 -SiH 2 -CH 3 1,2-disilanoethane, SiH 3 -CH 2 -CH -SiH 3 1 ,2-bis(methylsilano)ethane, CH 3 -SiH 2 -CH 2 -
  • the low dielectric constant film is deposited from a mixture comprising one or more organosilicon compounds and one or more oxidizing gases in the presence of RF power.
  • Oxidizing gases that may be used include oxygen (O 2 ), ozone (O 3 ), nitrous oxide (N 2 O), carbon monoxide (CO), carbon dioxide (CO 2 ), water (H 2 O), 2, 3-butane dione, or combinations thereof.
  • oxygen O 2
  • ozone O 3
  • nitrous oxide N 2 O
  • CO carbon monoxide
  • CO 2 carbon dioxide
  • water H 2 O
  • 2, 3-butane dione 2, 3-butane dione
  • the ozone concentration may be increased or decreased based upon the amount of ozone desired and the type of ozone generating equipment used.
  • Disassociation of oxygen or the oxygen containing compounds may occur in a microwave chamber prior to entering the deposition chamber to reduce excessive dissociation of the silicon containing compounds.
  • RF radio frequency
  • one or more hydrocarbon compounds may be included in the mixture for depositing the low dielectric constant film.
  • Hydrocarbon compounds that may be used include aliphatic hydrocarbon compounds having between one and about 20 adjacent carbon atoms.
  • the hydrocarbon compounds can include adjacent carbon atoms that are bonded by any combination of single, double, and triple bonds.
  • the organic compounds may include alkenes and alkylenes having two to about 20 carbon atoms, such as ethylene, propylene, acetylene, and butadiene.
  • One or more hydrocarbon compounds having a cyclic group may also be used.
  • the term "cyclic group" as used herein is intended to refer to a ring structure.
  • the ring structure may contain as few as three atoms.
  • the atoms may include carbon, silicon, nitrogen, oxygen, fluorine, and combinations thereof, for example.
  • the cyclic group may include one or more single bonds, double bonds, triple bonds, and any combination thereof.
  • a cyclic group may include one or more aromatics, aryls, phenyls, cyclohexanes, cyclohexadienes, cycloheptadienes, and combinations thereof.
  • the cyclic group may also be bi-cyclic or tri-cyclic.
  • the cyclic group is preferably bonded to a linear or branched functional group.
  • the linear or branched functional group preferably contains an alkyl or vinyl alkyl group and has between one and twenty carbon atoms.
  • the linear or branched functional group may also include oxygen atoms, such as in a ketone, ether, and ester.
  • Some exemplary hydrocarbon compounds having at least one cyclic group include alpha- terpinene (ATP), vinylcyclohexane (VCH), and phenylacetate.
  • one or more carrier gases may be included in the mixture used to deposit the low dielectric constant film.
  • Carrier gases that may be used include argon, helium, carbon dioxide, and combinations thereof.
  • FIG. 1 illustrates a vertical, cross-section view of a parallel plate CVD processing chamber 10 that may be used.
  • the chamber 10 includes a high vacuum region 15 and a gas distribution manifold 11 having perforated holes for dispersing process gases therethrough to a substrate (not shown).
  • the substrate rests on a substrate support plate or susceptor 12.
  • the susceptor 12 is mounted on a support stem 13 that connects the susceptor 12 to a lift motor 14.
  • the lift motor 14 raises and lowers the susceptor 12 between a processing position and a lower, substrate-loading position so that the susceptor 12 (and the substrate supported on the upper surface of susceptor 12) can be controllably moved between a lower loading/off-loading position and an upper processing position which is closely adjacent to the manifold 11.
  • An insulator 17 surrounds the susceptor 12 and the substrate when the susceptor 12 and the substrate are in an upper processing position.
  • each process gas supply line 18 includes (i) safety shut-off valves (not shown) that can be used to automatically or manually shut off the flow of process gas into the chamber, and (ii) mass flow controllers (also not shown) to measure the flow of gas through the gas supply lines 18.
  • safety shut-off valves not shown
  • mass flow controllers also not shown
  • an organosilicon compound is introduced into the mixing system 19 at a flowrate for a 200 or 300 mm substrate of about 100 seem to about 10,000 seem.
  • the optional hydrocarbon compound is introduced into the mixing system 19 at a flowrate of about 100 seem to about 10,000 seem.
  • the optional oxidizing gas has a flowrate of about 100 seem to about 6,000 seem.
  • the carrier gas has a flowrate of about 100 seem to about 5,000 seem.
  • the organosilicon compound is octamethylcyclotetrasiloxane
  • the hydrocarbon compound is ethylene.
  • the deposition process is preferably a plasma enhanced process.
  • a controlled plasma is typically formed adjacent the substrate by RF energy applied to the gas distribution manifold 11 using a RF power supply 25.
  • RF power can be provided to the susceptor 12.
  • the RF power to the deposition chamber may be cycled or pulsed to reduce heating of the substrate and promote greater porosity in the deposited film.
  • the power density of the plasma for a 200 or 300 mm substrate is between about 0.03 W/cm 2 and about 3.2 W/cm 2 , which corresponds to a RF power level of about 10 W to about 1 ,000 W for a 200 mm substrate and about 20 W to about 2,250 W for a 300 mm substrate.
  • the RF power level is between about 200 W and about 1 ,700 W for a 300 mm substrate.
  • the RF power supply 25 can supply a single frequency RF power between about 0.01 MHz and 300 MHz.
  • the RF power may be delivered using mixed, simultaneous frequencies to enhance the decomposition of reactive species introduced into the high vacuum region 15.
  • the mixed frequency has a lower frequency of about 12 kHz and a higher frequency of about 13.56 mHz.
  • the lower frequency may range between about 300 Hz to about 1,000 kHz, and the higher frequency may range between about 5 mHz and about 50 mHz.
  • the low frequency power level is about 150 W.
  • the high frequency power level is between about 200 W and about 750 W, more preferably, about 200 W to about 400 W.
  • the substrate is maintained at a temperature between about -20°C and about 500°C, preferably between about 100X and about 450°C.
  • the deposition pressure is typically between about 1 Torr and about 20 Torr, preferably between about 4 Torr and about 7 Torr.
  • An exemplary chamber that may be used to deposit a low dielectric constant layer according to embodiments described herein is provided below.
  • an optional microwave chamber 28 can be used to input power from between about 50 Watts and about 6,000 Watts to the oxidizing gas prior to the gas entering the processing chamber 10.
  • the additional microwave power can avoid excessive dissociation of the organosilicon compounds prior to reaction with the oxidizing gas.
  • a gas distribution plate (not shown) having separate passages for the organosilicon compound and the oxidizing gas is preferred when microwave power is added to the oxidizing gas.
  • any or the entire chamber lining, distribution manifold 11 , susceptor 12, and various other reactor hardware are made out of materials such as aluminum or anodized aluminum.
  • An example of such a CVD reactor is described in U.S. Patent No. 5,000,113, entitled “A Thermal CVD/PECVD Reactor and Use for Thermal Chemical Vapor Deposition of Silicon Dioxide and In-situ Multi-step Planarized Process,” issued to Wang et al., and assigned to Applied Materials, Inc., the assignee of the invention, and is incorporated by reference herein to the extent not inconsistent with the invention.
  • a system controller 34 controls the motor 14, the gas mixing system 19, and the high frequency power supply 25, which are connected therewith by control lines 36.
  • the system controller 34 controls the activities of the CVD reactor and typically includes a hard disk drive, a floppy disk drive, and a card rack.
  • the card rack contains a single board computer (SBC), analog and digital input/output boards, interface boards, and stepper motor controller boards.
  • SBC single board computer
  • the system controller 34 conforms to the Versa Modular Europeans (VME) standard, which defines board, card cage, and connector dimensions and types.
  • the VME standard also defines the bus structure having a 16-bit data bus and a 24-bit address bus.
  • the system controller 34 operates under the control of a computer program stored on a hard disk drive 38.
  • the low dielectric constant films described herein may be deposited using a computer storage medium containing a software routine that, when executed, causes a general purpose computer to control a deposition chamber.
  • the software routine may comprise instructions for depositing any of the films according to any of the embodiments described herein.
  • the low dielectric constant film is post-treated by a process comprising rapidly heating the low dielectric constant film to a desired high temperature and then rapidly cooling the low dielectric constant film.
  • the desired high temperature may be between about 600°C and about 1000°C, such as about 800°C.
  • the low dielectric constant film is heated from a temperature of between about 25°C and about 250°C at a rate of at least about 10°C/sec to the desired high temperature.
  • the low dielectric constant film may be heated at a rate between about 10°C/sec and about 300°C/sec.
  • the low dielectric constant film is heated at a rate between about 100°C/sec and about 300°C/sec, e.g., about 250°C/sec.
  • the heat source(s) used to heat the low dielectric constant film are turned off, and the low dielectric constant film is cooled at a rate of at least about 10°C/sec, such as at a rate between about 10°C/sec and about 100°C/sec.
  • the cooling of the low dielectric constant film may be enhanced by the presence of a reflective plate in the post-treatment chamber.
  • the cooling rate is enhanced by both the presence of a reflective plate in the post-treatment chamber and by exposing the backside of the substrate on which the low dielectric constant film is deposited to a flow of an inert gas such as helium.
  • the backside of the substrate may be exposed to a flow of helium at a rate of between about 10 seem and about 500 seem. Since the low dielectric constant film is rapidly heated and rapidly cooled, the length of time between the initiation of the heating of the low dielectric constant film and the termination of the cooling of the low dielectric constant film is typically between about 0.5 minutes and about 5 minutes.
  • the low dielectric constant film is heated and cooled in a chamber atmosphere that may include argon (Ar), nitrogen (N 2 ), helium (He), oxygen (O 2 ), hydrogen (H 2 ), water vapor (H 2 O), nitrous oxide (N 2 O), or combinations thereof.
  • the chamber pressure may be between about 100 Torr and about 760 Torr. The chamber pressure may be adjusted to change the cooling rate of the low dielectric constant film.
  • the low dielectric constant film is heated and cooled in an argon environment.
  • argon is introduced into the chamber at a rate between about 10 seem and about 100 seem.
  • Any chamber that is capable of rapidly heating a low dielectric constant film to a desired high temperature for about five seconds or less, preferably one second or less, and then rapidly cooling the low dielectric constant film may be used to post-treat the low dielectric constant film.
  • An exemplary chamber that may be used to post-treat a low dielectric constant film according to embodiments described herein is provided below.
  • FIG. 2 illustrates a chamber 200 that is an embodiment of the RadianceTM RTP chamber.
  • Chamber 200 includes a process region 213 enclosed by a sidewall 214 and a bottom wall 215. The upper portion of sidewall 214 of chamber 200 is sealed to a window 248 by "O" rings 216.
  • a substrate or wafer 261 is supported on its edge inside region 213 by a support ring 262 typically made up of silicon carbide.
  • Support ring 262 is mounted on a rotatable quartz cylinder 263. By rotating quartz cylinder 263 support ring 262 and wafer 261 can be caused to rotate.
  • An additional silicon carbide adapter ring can be used to allow wafers of different diameters to be processed (e.g., 150 mm, 200 mm and 300 mm).
  • the outside edge of support ring 262 preferably extends less than two inches from the outside diameter of wafer 261.
  • the volume of chamber 200 is approximately nine liters for a 300 mm system.
  • Chamber 200 includes a gas inlet 269 formed through sidewall 214 for injecting process gas into region 213 to allow various processing steps to be carried out in region 213. Positioned on the opposite side of gas inlet 269, in sidewall 214, is a gas outlet 268. Gas outlet 268 is coupled to a vacuum source 286, such as a pump, to exhaust process gas from chamber 200 and to reduce the pressure in chamber 200. The vacuum source 286 maintains a desired pressure while process gas is fed into the chamber during processing.
  • a vacuum source 286, such as a pump to exhaust process gas from chamber 200 and to reduce the pressure in chamber 200.
  • the vacuum source 286 maintains a desired pressure while process gas is fed into the chamber during processing.
  • a radiant energy assembly 218 is positioned over the window 248.
  • the radiant energy assembly 218 includes a plurality of tungsten halogen lamps 219, for example Sylvania EYT lamps, each mounted into a light pipe 221 which can be a stainless steel, gold, brass, aluminum or other metal.
  • Lamps 219 include a filament wound as a coil with its axis parallel to that of the lamp envelope. Most of the light is emitted perpendicular to the axis towards the wall of the surrounding light pipe 221.
  • the light pipe length is selected to at least be as long as the associated lamp.
  • the light pipe 221 may be longer provided that the power reaching the wafer is not substantially attenuated by increased reflection.
  • the lamps 219 are positioned in a hexagonal array or in a "honeycomb shape.” Lamps 219 are positioned to adequately cover the entire surface area of wafer 261 and support ring 262. Lamps 219 (which may be on the order of hundreds) are grouped in zones which can be independently controlled to provide for extremely uniform or non-uniform heating of wafer 261 , as is desired according to the process.
  • the radiant energy source 218 comprising the plurality of light pipes 221 and associated lamps 219 allows the use of a thin quartz window 248 to provide an optical port for heating a substrate within the evacuative process chamber.
  • a primary purpose of the window 248 is to isolate the process environment from the lamps 219 as the lamps 219 can get too hot and react with the process gases.
  • Light pipes 221 can be cooled by flowing a coolant, such as water, between the various heat pipes.
  • the radiant energy source 218 is described above as including a plurality of tungsten halogen lamps 219, in another embodiment, the radiant energy source 218 includes ultraviolet lamps.
  • the bottom wall 215 of chamber 200 includes a top surface 211 for reflecting energy onto the backside of wafer 261. Additionally, chamber 200 includes a plurality of optical temperature probes 270 positioned through the bottom wall 215 of chamber 200 in order to detect the temperature of wafer 261 at a plurality of locations across its bottom surface. Reflections between the backside of the silicon wafer 261 and reflecting surface 211 create a blackbody cavity which makes temperature measurement independent of wafer backside emissivity and thereby provides accurate temperature measurement capability.
  • the reflective surface 211 is in the form of an absorbing reflector plate that is reflective at wavelengths of 0.7-0.96 nm and reflective at other wavelengths emitted by the radiant energy assembly 218.
  • the absorbing property of the reflector plate enhances the cooling rate of the low dielectric constant film.
  • the cooling rate of the low dielectric constant film may be further enhanced by exposing the backside of the substrate on which the low dielectric constant film is deposited to a flow of an inert gas, such as by introducing inert gas around the edge of the reflector plate or through holes in the reflector plate to the backside of the substrate.
  • Aspects of the chamber 200 are operated by a control system (not shown).
  • the control system may include any number of controllers, processors and input/output devices.
  • the control system is a component of a closed loop feedback system which monitors various parameters within the process chamber 200 while processing a substrate, and then issues one or more control signals to make necessary adjustments according to various setpoints.
  • the parameters being monitored include the temperature, pressure, and gas flow rates.
  • post-treating the low dielectric constant film comprises rapidly heating the low dielectric constant film to a desired high temperature, rapidly cooling the low dielectric constant film from the desired high temperature, and treating the low dielectric constant film with an electron beam treatment.
  • the low dielectric constant film may be treated with an electron beam treatment before or after the rapid heating and cooling.
  • the electron beam (e-beam) treatment typically has a dose between about 50 and about 2000 micro coulombs per square centimeter ( ⁇ c/cm 2 ) at about 1 to 20 kiloelectron volts (KeV).
  • the e-beam current typically ranges from about 1 mA to about 40 mA, and is preferably about 1 to about 20 mA.
  • the e-beam treatment is typically operated at a temperature between about room temperature and about 450°C for about 10 seconds to about 15 minutes.
  • the e-beam treatment conditions include 6 kV, 10-18 mA and 50 ⁇ c/cm 2 at 350°C for about 15 to about 30 seconds to treat a film having a thickness of about 1 micron.
  • the e-beam treatment conditions include 4.5 kV, 10-18 mA and 50 ⁇ c/cm 2 at 350°C for about 15 to about 30 seconds to treat a film having a thickness of about 5000 A.
  • Argon or hydrogen may be present during the electron beam treatment.
  • any e-beam device may be used, one exemplary device is the EBK chamber, available from Applied Materials, Inc. Treating the low dielectric constant film with an electron beam after the low dielectric constant film is deposited will volatilize at least some of the organic groups in the film and thus may form voids in the film.
  • Figure 3 illustrates an e-beam chamber 300 in accordance with an embodiment of the invention.
  • the e-beam chamber 300 includes a vacuum chamber 320, a large-area cathode 322, a target plane 330 located in a field-free region 338, and a grid anode 326 positioned between the target plane 330 and the large-area cathode 322.
  • the e-beam chamber 300 further includes a high voltage insulator 324 and an accelerating field region 336 which isolate the grid anode 326 from the large-area cathode 322, a cathode cover insulator 328 located outside the vacuum chamber 320, a variable leak valve 332 for controlling the pressure inside the vacuum chamber 320, a variable high voltage power supply 329 connected to the large-area cathode 322, and a variable low voltage power supply 331 connected to the grid anode 326.
  • a high voltage insulator 324 and an accelerating field region 336 which isolate the grid anode 326 from the large-area cathode 322, a cathode cover insulator 328 located outside the vacuum chamber 320, a variable leak valve 332 for controlling the pressure inside the vacuum chamber 320, a variable high voltage power supply 329 connected to the large-area cathode 322, and a variable low voltage power supply 331 connected to the grid anode 326.
  • the substrate (not shown) with the low dielectric constant film thereon to be exposed with the electron beam is placed on the target plane 330.
  • the vacuum chamber 320 is pumped from atmospheric pressure to a pressure in the range of about 1 mTorr to about 200 mTorr.
  • the exact pressure is controlled by the variable rate leak valve 332, which is capable of controlling pressure to about 0.1 mTorr.
  • the electron beam is generally generated at a sufficiently high voltage, which is applied to the large-area cathode 322 by the high voltage power supply 329.
  • the voltage may range from about -500 volts to about 30,000 volts or higher.
  • the high voltage power supply 329 may be a Bertan Model #105-30R manufactured by Bertan of Hickville, N.Y., or a Spellman Model #SL30N-1200X 258 manufactured by Spellman High Voltage Electronics Corp., of Hauppauge, N.Y.
  • the variable low voltage power supply 331 applies a voltage to the grid anode 326 that is positive relative to the voltage applied to the large-area cathode 322. This voltage is used to control electron emission from the large-area cathode 322.
  • the variable low voltage power supply 331 may be an Acopian Model #150PT12 power supply available from Acopian of Easton, Pa.
  • post-treating the low dielectric constant film comprises rapidly heating the low dielectric constant film to a desired high temperature, rapidly cooling the low dielectric constant film from the desired high temperature, and treating the low dielectric constant film with UV radiation.
  • the low dielectric constant film is treated with UV radiation simultaneously with at least a portion of the rapid heating and/or cooling of the low dielectric constant film.
  • the low dielectric constant film may be treated with UV radiation before or after the low dielectric constant film is rapidly heated and cooled.
  • the low dielectric constant film is heated at a temperature between about 200°C and about 600°C during the UV radiation.
  • the low dielectric constant film may be exposed to UV radiation in a chamber such as a furnace having a UV source. The chamber may have either a vacuum or atmospheric ambient during the UV radiation treatment.
  • the low dielectric constant film may be exposed to one or more wavelengths of UV radiation.
  • An example of a chamber and a method that may be used to expose the low dielectric constant film to UV radiation is provided in commonly assigned U.S. Patent No. 6,614,181 , which is incorporated by reference herein.
  • the low dielectric constant film is post-treated by a method comprising rapidly heating and cooling the low dielectric constant film, treating the low dielectric constant film with UV radiation, and treating the low dielectric constant film with an electron beam.
  • the post-treatment processes may be performed in any order.
  • the low dielectric constant film is post-treated by rapidly heating and cooling the low dielectric constant film according to embodiments described herein and simultaneously UV radiating the low dielectric constant film and then treating the low dielectric constant film with an electron beam.
  • post-treatments that include both rapidly heating and cooling the low dielectric constant film and UV radiating and/or treating the low dielectric constant film with an electron beam enhance the properties of the low dielectric constant film.
  • a post-treatment that includes rapid heating and cooling and UV radiation lowers the dielectric constant of the deposited film. It is believed that a post-treatment that includes rapid heating and cooling, an electron beam treatment, and optionally UV radiation lowers the dielectric constant of the deposited film and increases the film's hardness and modulus.
  • the low dielectric constant films may be deposited and post-treated within an integrated processing system, such as the Centura ® or Producer ® platform, available from Applied Materials, Inc.
  • the low dielectric constant film can be deposited and post-treated without exposing the film to atmosphere.
  • the low dielectric constant film may be protected from atmosphere between the different post-treatment processes.
  • the low dielectric constant film may be transferred to an electron beam chamber after being rapidly heated and cooled and optionally UV radiated in another chamber without being exposed to atmosphere between the rapid heating and cooling and the electron beam treatment.
  • the following examples illustrate methods of processing substrates having low dielectric constant films deposited thereon.
  • the films were deposited on 300 mm substrates using a Producer ® CVD chamber, available from Applied Materials, Inc.
  • a low dielectric constant film comprising silicon, carbon, and oxygen was deposited on a substrate from a gas mixture comprising OMCTS, trimethylsilane, and ethylene.
  • the OMCTS was introduced into the chamber at a rate of 520 seem, the trimethylsilane was introduced into the chamber at a rate of 300 seem, and the ethylene was introduced into the chamber at a rate of 2200 seem.
  • Helium was introduced into the chamber at a rate of 1000 seem, and oxygen was introduced into the chamber at a rate of 1000 seem.
  • the film was deposited for 20 seconds at 400°C at a pressure of 5.7 Torr using 800 W RF power at 13.56 MHz.
  • the low dielectric constant film had a thickness of 5,043 A, a dielectric constant (k) of 2.77, and a hardness of 0.59 gPa.
  • a low dielectric constant film was deposited on a substrate as described in Comparison Example 1.
  • the low dielectric constant film was post-treated by thermally annealing the low dielectric constant film at a temperature of 800°C for 1 minute. As deposited, the low dielectric constant film had a thickness of 5,085 A. After the post-treatment, the low dielectric constant film had a thickness of 4,463 A (shrinkage of 12.2%). After the post-treatment, the low dielectric constant film had a dielectric constant (k) of 3.35, and a hardness of 1.82 gPa.
  • a low dielectric constant film was deposited on a substrate as described in Comparison Example 1.
  • the low dielectric constant film was post-treated by an electron beam treatment at a current of 3 mA and a dose of 100 ⁇ c/cm 2 at 4.5 kV and 400°C.
  • the low dielectric constant film had a thickness of 5,074 A.
  • the low dielectric constant film had a thickness of 4,763 A (shrinkage of 6.1%).
  • the low dielectric constant film had a dielectric constant (k) of 2.74, and a hardness of 1.14 gPa.
  • a low dielectric constant film was deposited on a substrate as described in Comparison Example 1.
  • the low dielectric constant film was post-treated in a RadianceTM RTP chamber by rapidly heating the dielectric constant film from room temperature to a temperature of 800°C and then immediately cooling the low dielectric constant film to a temperature of 120°C such that the film is heated and cooled within 30 seconds.
  • the low dielectric constant film had a thickness of 5,036 A.
  • the low dielectric constant film had a thickness of 5,021 A (shrinkage of 0.3%).
  • the low dielectric constant film had a dielectric constant (k) of 2.53, and a hardness of 0.62 gPa.
  • a low dielectric constant film was deposited on a substrate as described in Comparison Example 1.
  • the low dielectric constant film was post-treated in a RadianceTM RTP chamber by rapidly heating the dielectric constant film from room temperature to a temperature of 800°C and then immediately cooling the low dielectric constant film to a temperature of 120°C such that the film is heated and cooled within 30 seconds.
  • the low dielectric constant film had a thickness of 5,011 A.
  • the low dielectric constant film had a thickness of 4,996 A (shrinkage of 0.3%).
  • the low dielectric constant film had a dielectric constant (k) of 2.44.
  • Examples 1 and 2 show that post-treating low dielectric constant films by rapidly heating and cooling the low dielectric constant films according to embodiments described herein resulted in films having a lower dielectric constant than films that were not post-treated or films that were post-treated by an electron beam treatment or a conventional annealing process. It is believed that the low dielectric constant of films treated with the post-treatments provided herein may be achieved by the release of porogens, such as organic groups, from the low dielectric constant films upon post-treatment of the low dielectric constant films.
  • Example 1 further demonstrates that the rapid heating and cooling of the low dielectric constant films according to embodiments described herein did not substantially affect the hardness of the deposited film.
  • the Examples also show that post-treating low dielectric constant films according to embodiments described herein resulted in less film shrinkage than other post-treatment processes.
  • embodiments of the invention provide a method of post-treating a low dielectric constant film that lowers the dielectric constant of the film without reducing the hardness of the film and minimizes film shrinkage from the post- treatment.
  • Other advantages of the rapid heating and cooling post-treatment of embodiments of the invention include a higher substrate throughput resulting from the quick post-treatment process and a lower thermal budget for substrates processed according to the embodiments.

Landscapes

  • Formation Of Insulating Films (AREA)
  • Chemical Vapour Deposition (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A method of depositing a low dielectric constant film on a substrate and post-treating the low dielectric constant film is provided. The post-treatment includes rapidly heating the low dielectric constant film to a desired high temperature and then rapidly cooling the low dielectric constant film such that the low dielectric constant film is exposed to the desired high temperature for about five seconds or less. In one aspect, the post-treatment also includes exposing the low dielectric constant film to an electron beam treatment and/or UV radiation.

Description

POST TREATMENT OF LOW K DIELECTRIC FILMS
BACKGROUND OF THE INVENTION
Field of the Invention
[0001] Embodiments of the present invention relate to the fabrication of integrated circuits. More particularly, embodiments of the present invention relate to a process for depositing and post-treating low dielectric constant films.
Description of the Related Art
[0002] Semiconductor device geometries have dramatically decreased in size since such devices were first introduced several decades ago. Since then, integrated circuits have generally followed the two year/half-size rule (often called Moore's Law), which means that the number of devices that will fit on a chip doubles every two years. Today's fabrication plants are routinely producing devices having 0.13 μm and even 0.1 μm feature sizes, and tomorrow's plants soon will be producing devices having even smaller geometries.
[0003] In order to further reduce the size of devices on integrated circuits, it has become necessary to use conductive materials having low resistivity and to use insulators having low dielectric constants (k) to reduce the capacitive coupling between adjacent metal lines. Recent developments in low dielectric constant insulating films have focused on incorporating silicon (Si), carbon (C), and oxygen (O) atoms into the films. One challenge in this area has been to develop a Si, C, and O containing film that has a low k value and also exhibits desirable thermal and mechanical properties. Often Si, C, and O containing films that have a desirable dielectric constant exhibit poor mechanical strength and are easily damaged by etch chemistry and plasma exposure during subsequent processing, causing failure of the integrated circuit.
[0004] Thermal and plasma annealing processes have been developed in attempts to improve the properties of low dielectric constant films. Thermal and plasma annealing processes have typically been performed at temperatures of less than about 400CC in order to prevent damage to other components of the substrate or device on which the low dielectric constant film is deposited. It has been found that thermal and plasma annealing processes can densify low dielectric constant films containing Si, C, and O. However, such annealing processes typically are performed for about 30 minutes to 2 hours, and thus significantly increase substrate processing times. Also, further improvements in the mechanical and dielectric properties of the low dielectric constant films are still desired.
[0005] Thus, there remains a need for a method of post-treating low dielectric constant films to improve the properties of the low dielectric constant films.
SUMMARY OF THE INVENTION
[0006] Embodiments of the invention provide a method of processing a substrate, comprising depositing a low dielectric constant film comprising silicon and carbon on a substrate in the presence of RF power and post-treating the deposited low dielectric constant film by a process comprising heating the low dielectric constant film to a desired temperature of at least about 600°C at a rate of at least about 10°C/sec, wherein the low dielectric constant film is maintained at the desired temperature for about five seconds or less, and then cooling the low dielectric constant film at a rate of at least about 10°C/sec. In one embodiment, the low dielectric constant film is heated and cooled within a time period of about 0.5 minutes to about 5 minutes.
[0007] In one embodiment, the low dielectric constant film is heated from a temperature of between about 25°C and about 250°C to a desired temperature of between about 600°C and about 1000°C, wherein the low dielectric constant film is heated at the desired temperature for about five seconds or less, and then cooled from the desired temperature, wherein the low dielectric constant film is heated and cooled within a time period of about 0.5 minutes to about 5 minutes.
[0008] Further embodiments of the invention include post-treating a low dielectric constant film by heating the low dielectric constant film to a desired temperature at a rate of at least about 10°C/sec, wherein the low dielectric constant film is maintained at the desired temperature for about five seconds or less, cooling the low dielectric constant film at a rate of at least about 10°C/sec, and treating the low dielectric constant film with one or more processes selected from the group consisting of an electron beam treatment and UV radiation treatment.
BRIEF DESCRIPTION OF THE DRAWINGS
[0009] So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
[0010] Figure 1 is a cross-sectional diagram of an exemplary CVD reactor configured for use according to embodiments described herein.
[0011] Figure 2 is a diagrammatic view in vertical cross-section of a portion of a rapid thermal processing (RTP) chamber according to an embodiment of the present invention.
[0012] Figure 3 is an electron beam chamber in accordance with an embodiment of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
[0013] Embodiments of the present invention provide a method of depositing a low dielectric constant film on a substrate and post-treating the low dielectric constant film by a process comprising rapidly heating the low dielectric constant film to a desired high temperature, such as between about 600°C and about 1000°C, and then rapidly cooling the low dielectric constant film such that the low dielectric constant film is exposed to the desired high temperature for about five seconds or less. Preferably, the low dielectric constant film is exposed to the desired high temperature for about one second or less. In one aspect, the process of rapidly heating and cooling the low dielectric constant film is a spike annealing process. [0014] Depositing the low dielectric constant film
[0015] The low dielectric constant film has a dielectric constant of less than about 4 and comprises silicon and carbon, and preferably, oxygen. The low dielectric constant film is deposited from a mixture comprising one or more organosilicon compounds in the presence of RF power. The one or more organosilicon compounds used to deposit the low dielectric constant layer may be organosilanes, organosiloxanes, or combinations thereof. The term "organosilicon compound" as used herein is intended to refer to compounds containing carbon atoms in organic groups, and can be cyclic or linear. Organic groups may include alkyl, alkenyl, cyclohexenyl, and aryl groups in addition to functional derivatives thereof. Preferably, the organosilicon compounds include one or more carbon atoms attached to a silicon atom such that the carbon atoms are not readily removed by oxidation at suitable processing conditions. The organosilicon compounds may also preferably include one or more oxygen atoms.
[0016] Suitable cyclic organosilicon compounds include a ring structure having three or more silicon atoms, and optionally one or more oxygen atoms. Commercially available cyclic organosilicon compounds that may be used include rings having alternating silicon and oxygen atoms with one or two alkyl groups bonded to the silicon atoms. Some exemplary cyclic organosilicon compounds include:
1 ,3,5-trisilano-2,4,6-thmethylene, -(-SiH2CH2-)3 - (cyclic) 1 ,3,5,7-tetramethylcyclotetrasiloxane (TMCTS), -(-SiHCH3-O-) - (cyclic) octamethylcyclotetrasiloxane (OMCTS), -(-Si(CH3)2-O-)4- (cyclic) 1 ,3,5,7,9-pentamethylcyclopentasiloxane, -(-SiHCH3-O-)5- (cyclic) 1 ,3,5,7-tetrasilano-2,6-dioxy-4,8-dimethylene, -(-SiH2-CH2-SiH2-O-)2- (cyclic) hexamethylcyclotrisiloxane -(-Si(CH3)2-O-)3- (cyclic).
[0017] Suitable linear organosilicon compounds include aliphatic organosilicon compounds having linear or branched structures with one or more silicon atoms and one or more carbon atoms. The organosilicon compounds may further include one or more oxygen atoms. Some exemplary linear organosilicon compounds include: methylsilane, CH3-SiH3 dimethylsilane, (CH3)2-SiH2 trimethylsilane, (CH3)3-SiH ethylsilane, CH3-CH2-SiH3 disilanomethane, SiH3-CH2-SiH3 bis(methylsilano)methane, CH3-SiH -CH2-SiH2-CH3 1,2-disilanoethane, SiH3-CH2-CH -SiH3 1 ,2-bis(methylsilano)ethane, CH3-SiH2-CH2-CH -SiH2-CH3 2,2-disilanopropane, SiH3-C(CH3) 2-SiH3 diethylsilane, (C2Hδ)2-SiH2 propylsilane, C3H7-SiH3 vinylmethylsilane, (CH2=CH)-SiH2-CH3 1 , 1 ,2,2-tetramethyldisilane, (CH3)2-SiH-SiH-(CH3)2 hexamethyldisilane, CH3)3-Si-Si-(CH3)3 1,1,2,2,3,3-hexamethyltrisilane, (CH3)2-SiH-Si(CH3)2-SiH-(CH3)2 1 , 1 ,2,3,3-pentamethyltrisilane, (CH3)2-SiH-SiH(CH3)-SiH-(CH3)2 1 ,3-bis(methylsilano)propane, CH3-SiH2_(CH2)3-SiH2-CH3 1 ,2-bis(dimethylsilano)ethane, (CH3)2-SiH-(CH2)2-SiH-(CH3)2 1 ,3-bis(dimethylsilano)propane, (CH3)2-SiH-(CH2)3-SiH-(CH3)2 diethoxymethylsilane (DEMS), CH3-SiH-(O-CH2-CH3)2 1 ,3-dimethyldisiloxane, CH3-SiH2-O-SiH2-CH3 1 , 1 ,3,3-tetramethyldisiloxane, (CH3)2-SiH-O-SiH-(CH3)2 hexamethyldisiloxane (HMDS), (CH3)3-Si-O-Si-(CH3)3 1 ,3-bis(silanomethylene)disiloxane, (SiH3-CH2-SiH2-)2-O bis(1-methyldisiloxanyl)methane, (CH3-SiH2-O-SiH2-)2-CH2 2,2-bis(1-methyldisiloxanyl)propane, (CH3-SiH2-O-SiH2-)2-C(CH3)2 dimethyldimethoxysilane (DMDMOS), (CH3O)2-Si-(CH3)2 phenyldimethoxysilane, C6H5-SiH-(O-CH3)2 diphenylmethylsilane, (C6H5)2-SiH-CH3 dimethylphenylsilane, (CH3)2-SiH-C6H5 dimethoxymethylvinylsilane (DMMVS), (CH3O)2-Si(CH3)-CH2=CH3.
[0018] In one embodiment, the low dielectric constant film is deposited from a mixture comprising one or more organosilicon compounds and one or more oxidizing gases in the presence of RF power. Oxidizing gases that may be used include oxygen (O2), ozone (O3), nitrous oxide (N2O), carbon monoxide (CO), carbon dioxide (CO2), water (H2O), 2, 3-butane dione, or combinations thereof. When ozone is used as an oxidizing gas, an ozone generator converts from 6% to 20%, typically about 15%, by weight of the oxygen in a source gas to ozone, with the remainder typically being oxygen. However, the ozone concentration may be increased or decreased based upon the amount of ozone desired and the type of ozone generating equipment used. Disassociation of oxygen or the oxygen containing compounds may occur in a microwave chamber prior to entering the deposition chamber to reduce excessive dissociation of the silicon containing compounds. Preferably, radio frequency (RF) power is applied to the reaction zone to increase dissociation.
[0019] Optionally, in addition to the one or more organosilicon compounds and the optional one or more oxidizing gases, one or more hydrocarbon compounds may be included in the mixture for depositing the low dielectric constant film. Hydrocarbon compounds that may be used include aliphatic hydrocarbon compounds having between one and about 20 adjacent carbon atoms. The hydrocarbon compounds can include adjacent carbon atoms that are bonded by any combination of single, double, and triple bonds. For example, the organic compounds may include alkenes and alkylenes having two to about 20 carbon atoms, such as ethylene, propylene, acetylene, and butadiene.
[0020] One or more hydrocarbon compounds having a cyclic group may also be used. The term "cyclic group" as used herein is intended to refer to a ring structure. The ring structure may contain as few as three atoms. The atoms may include carbon, silicon, nitrogen, oxygen, fluorine, and combinations thereof, for example. The cyclic group may include one or more single bonds, double bonds, triple bonds, and any combination thereof. For example, a cyclic group may include one or more aromatics, aryls, phenyls, cyclohexanes, cyclohexadienes, cycloheptadienes, and combinations thereof. The cyclic group may also be bi-cyclic or tri-cyclic. Further, the cyclic group is preferably bonded to a linear or branched functional group. The linear or branched functional group preferably contains an alkyl or vinyl alkyl group and has between one and twenty carbon atoms. The linear or branched functional group may also include oxygen atoms, such as in a ketone, ether, and ester. Some exemplary hydrocarbon compounds having at least one cyclic group include alpha- terpinene (ATP), vinylcyclohexane (VCH), and phenylacetate.
[0021] Optionally, one or more carrier gases may be included in the mixture used to deposit the low dielectric constant film. Carrier gases that may be used include argon, helium, carbon dioxide, and combinations thereof.
[0022] The film may be deposited using any processing chamber capable of chemical vapor deposition (CVD). Figure 1 illustrates a vertical, cross-section view of a parallel plate CVD processing chamber 10 that may be used. The chamber 10 includes a high vacuum region 15 and a gas distribution manifold 11 having perforated holes for dispersing process gases therethrough to a substrate (not shown). The substrate rests on a substrate support plate or susceptor 12. The susceptor 12 is mounted on a support stem 13 that connects the susceptor 12 to a lift motor 14. The lift motor 14 raises and lowers the susceptor 12 between a processing position and a lower, substrate-loading position so that the susceptor 12 (and the substrate supported on the upper surface of susceptor 12) can be controllably moved between a lower loading/off-loading position and an upper processing position which is closely adjacent to the manifold 11. An insulator 17 surrounds the susceptor 12 and the substrate when the susceptor 12 and the substrate are in an upper processing position.
[0023] Gases introduced to the manifold 11 are uniformly distributed radially across the surface of the substrate. A vacuum pump 32 having a throttle valve controls the exhaust rate of gases from the chamber 10 through a manifold 24. Deposition and carrier gases, if needed, flow through gas lines 18 into a mixing system 19 and then to the manifold 11. Generally, each process gas supply line 18 includes (i) safety shut-off valves (not shown) that can be used to automatically or manually shut off the flow of process gas into the chamber, and (ii) mass flow controllers (also not shown) to measure the flow of gas through the gas supply lines 18. When toxic gases are used in the process, several safety shut-off valves are positioned on each gas supply line 18 in conventional configurations.
[0024] In one aspect, an organosilicon compound is introduced into the mixing system 19 at a flowrate for a 200 or 300 mm substrate of about 100 seem to about 10,000 seem. The optional hydrocarbon compound is introduced into the mixing system 19 at a flowrate of about 100 seem to about 10,000 seem. The optional oxidizing gas has a flowrate of about 100 seem to about 6,000 seem. The carrier gas has a flowrate of about 100 seem to about 5,000 seem. In a preferred embodiment, the organosilicon compound is octamethylcyclotetrasiloxane, and the hydrocarbon compound is ethylene.
[0025] The deposition process is preferably a plasma enhanced process. In a plasma enhanced process, a controlled plasma is typically formed adjacent the substrate by RF energy applied to the gas distribution manifold 11 using a RF power supply 25. Alternatively, RF power can be provided to the susceptor 12. The RF power to the deposition chamber may be cycled or pulsed to reduce heating of the substrate and promote greater porosity in the deposited film. The power density of the plasma for a 200 or 300 mm substrate is between about 0.03 W/cm2 and about 3.2 W/cm2, which corresponds to a RF power level of about 10 W to about 1 ,000 W for a 200 mm substrate and about 20 W to about 2,250 W for a 300 mm substrate. Preferably, the RF power level is between about 200 W and about 1 ,700 W for a 300 mm substrate.
[0026] The RF power supply 25 can supply a single frequency RF power between about 0.01 MHz and 300 MHz. Preferably, the RF power may be delivered using mixed, simultaneous frequencies to enhance the decomposition of reactive species introduced into the high vacuum region 15. In one aspect, the mixed frequency has a lower frequency of about 12 kHz and a higher frequency of about 13.56 mHz. In another aspect, the lower frequency may range between about 300 Hz to about 1,000 kHz, and the higher frequency may range between about 5 mHz and about 50 mHz. Preferably, the low frequency power level is about 150 W. Preferably, the high frequency power level is between about 200 W and about 750 W, more preferably, about 200 W to about 400 W.
[0027] During deposition, the substrate is maintained at a temperature between about -20°C and about 500°C, preferably between about 100X and about 450°C. The deposition pressure is typically between about 1 Torr and about 20 Torr, preferably between about 4 Torr and about 7 Torr. An exemplary chamber that may be used to deposit a low dielectric constant layer according to embodiments described herein is provided below.
[0028] When remote dissociation of the oxidizing gas is desired, an optional microwave chamber 28 can be used to input power from between about 50 Watts and about 6,000 Watts to the oxidizing gas prior to the gas entering the processing chamber 10. The additional microwave power can avoid excessive dissociation of the organosilicon compounds prior to reaction with the oxidizing gas. A gas distribution plate (not shown) having separate passages for the organosilicon compound and the oxidizing gas is preferred when microwave power is added to the oxidizing gas.
[0029] Typically, any or the entire chamber lining, distribution manifold 11 , susceptor 12, and various other reactor hardware are made out of materials such as aluminum or anodized aluminum. An example of such a CVD reactor is described in U.S. Patent No. 5,000,113, entitled "A Thermal CVD/PECVD Reactor and Use for Thermal Chemical Vapor Deposition of Silicon Dioxide and In-situ Multi-step Planarized Process," issued to Wang et al., and assigned to Applied Materials, Inc., the assignee of the invention, and is incorporated by reference herein to the extent not inconsistent with the invention.
[0030] A system controller 34 controls the motor 14, the gas mixing system 19, and the high frequency power supply 25, which are connected therewith by control lines 36. The system controller 34 controls the activities of the CVD reactor and typically includes a hard disk drive, a floppy disk drive, and a card rack. The card rack contains a single board computer (SBC), analog and digital input/output boards, interface boards, and stepper motor controller boards. The system controller 34 conforms to the Versa Modular Europeans (VME) standard, which defines board, card cage, and connector dimensions and types. The VME standard also defines the bus structure having a 16-bit data bus and a 24-bit address bus. The system controller 34 operates under the control of a computer program stored on a hard disk drive 38.
[0031] The low dielectric constant films described herein may be deposited using a computer storage medium containing a software routine that, when executed, causes a general purpose computer to control a deposition chamber. The software routine may comprise instructions for depositing any of the films according to any of the embodiments described herein.
[0032] Post-treating the low dielectric constant film
[0033] After the low dielectric constant film is deposited, the low dielectric constant film is post-treated by a process comprising rapidly heating the low dielectric constant film to a desired high temperature and then rapidly cooling the low dielectric constant film. The desired high temperature may be between about 600°C and about 1000°C, such as about 800°C. Preferably, the low dielectric constant film is heated from a temperature of between about 25°C and about 250°C at a rate of at least about 10°C/sec to the desired high temperature. For example, the low dielectric constant film may be heated at a rate between about 10°C/sec and about 300°C/sec. Preferably, the low dielectric constant film is heated at a rate between about 100°C/sec and about 300°C/sec, e.g., about 250°C/sec. After the low dielectric constant film reaches the desired temperature, the heat source(s) used to heat the low dielectric constant film are turned off, and the low dielectric constant film is cooled at a rate of at least about 10°C/sec, such as at a rate between about 10°C/sec and about 100°C/sec. The cooling of the low dielectric constant film may be enhanced by the presence of a reflective plate in the post-treatment chamber. Preferably, the cooling rate is enhanced by both the presence of a reflective plate in the post-treatment chamber and by exposing the backside of the substrate on which the low dielectric constant film is deposited to a flow of an inert gas such as helium. For example, the backside of the substrate may be exposed to a flow of helium at a rate of between about 10 seem and about 500 seem. Since the low dielectric constant film is rapidly heated and rapidly cooled, the length of time between the initiation of the heating of the low dielectric constant film and the termination of the cooling of the low dielectric constant film is typically between about 0.5 minutes and about 5 minutes.
[0034] Generally, the low dielectric constant film is heated and cooled in a chamber atmosphere that may include argon (Ar), nitrogen (N2), helium (He), oxygen (O2), hydrogen (H2), water vapor (H2O), nitrous oxide (N2O), or combinations thereof. The chamber pressure may be between about 100 Torr and about 760 Torr. The chamber pressure may be adjusted to change the cooling rate of the low dielectric constant film.
[0035] In one embodiment, the low dielectric constant film is heated and cooled in an argon environment. In one embodiment, argon is introduced into the chamber at a rate between about 10 seem and about 100 seem.
[0036] Any chamber that is capable of rapidly heating a low dielectric constant film to a desired high temperature for about five seconds or less, preferably one second or less, and then rapidly cooling the low dielectric constant film may be used to post-treat the low dielectric constant film. An exemplary chamber that may be used to post-treat a low dielectric constant film according to embodiments described herein is provided below.
[0037] One chamber that may be used is the Radiance™ RTP chamber, available from Applied Materials, Inc. of Santa Clara, CA. Figure 2 illustrates a chamber 200 that is an embodiment of the Radiance™ RTP chamber. Chamber 200, as shown in FIG. 2, includes a process region 213 enclosed by a sidewall 214 and a bottom wall 215. The upper portion of sidewall 214 of chamber 200 is sealed to a window 248 by "O" rings 216.
[0038] A substrate or wafer 261 is supported on its edge inside region 213 by a support ring 262 typically made up of silicon carbide. Support ring 262 is mounted on a rotatable quartz cylinder 263. By rotating quartz cylinder 263 support ring 262 and wafer 261 can be caused to rotate. An additional silicon carbide adapter ring can be used to allow wafers of different diameters to be processed (e.g., 150 mm, 200 mm and 300 mm). The outside edge of support ring 262 preferably extends less than two inches from the outside diameter of wafer 261. The volume of chamber 200 is approximately nine liters for a 300 mm system.
[0039] Chamber 200 includes a gas inlet 269 formed through sidewall 214 for injecting process gas into region 213 to allow various processing steps to be carried out in region 213. Positioned on the opposite side of gas inlet 269, in sidewall 214, is a gas outlet 268. Gas outlet 268 is coupled to a vacuum source 286, such as a pump, to exhaust process gas from chamber 200 and to reduce the pressure in chamber 200. The vacuum source 286 maintains a desired pressure while process gas is fed into the chamber during processing.
[0040] A radiant energy assembly 218 is positioned over the window 248. The radiant energy assembly 218 includes a plurality of tungsten halogen lamps 219, for example Sylvania EYT lamps, each mounted into a light pipe 221 which can be a stainless steel, gold, brass, aluminum or other metal. Lamps 219 include a filament wound as a coil with its axis parallel to that of the lamp envelope. Most of the light is emitted perpendicular to the axis towards the wall of the surrounding light pipe 221. The light pipe length is selected to at least be as long as the associated lamp. The light pipe 221 may be longer provided that the power reaching the wafer is not substantially attenuated by increased reflection. The lamps 219 are positioned in a hexagonal array or in a "honeycomb shape." Lamps 219 are positioned to adequately cover the entire surface area of wafer 261 and support ring 262. Lamps 219 (which may be on the order of hundreds) are grouped in zones which can be independently controlled to provide for extremely uniform or non-uniform heating of wafer 261 , as is desired according to the process.
[0041] The radiant energy source 218 comprising the plurality of light pipes 221 and associated lamps 219 allows the use of a thin quartz window 248 to provide an optical port for heating a substrate within the evacuative process chamber. A primary purpose of the window 248 is to isolate the process environment from the lamps 219 as the lamps 219 can get too hot and react with the process gases. Light pipes 221 can be cooled by flowing a coolant, such as water, between the various heat pipes.
[0042] While the radiant energy source 218 is described above as including a plurality of tungsten halogen lamps 219, in another embodiment, the radiant energy source 218 includes ultraviolet lamps.
[0043] The bottom wall 215 of chamber 200 includes a top surface 211 for reflecting energy onto the backside of wafer 261. Additionally, chamber 200 includes a plurality of optical temperature probes 270 positioned through the bottom wall 215 of chamber 200 in order to detect the temperature of wafer 261 at a plurality of locations across its bottom surface. Reflections between the backside of the silicon wafer 261 and reflecting surface 211 create a blackbody cavity which makes temperature measurement independent of wafer backside emissivity and thereby provides accurate temperature measurement capability.
[0044] In one embodiment, the reflective surface 211 is in the form of an absorbing reflector plate that is reflective at wavelengths of 0.7-0.96 nm and reflective at other wavelengths emitted by the radiant energy assembly 218. The absorbing property of the reflector plate enhances the cooling rate of the low dielectric constant film. The cooling rate of the low dielectric constant film may be further enhanced by exposing the backside of the substrate on which the low dielectric constant film is deposited to a flow of an inert gas, such as by introducing inert gas around the edge of the reflector plate or through holes in the reflector plate to the backside of the substrate. [0045] Aspects of the chamber 200 are operated by a control system (not shown). The control system may include any number of controllers, processors and input/output devices. In one embodiment, the control system is a component of a closed loop feedback system which monitors various parameters within the process chamber 200 while processing a substrate, and then issues one or more control signals to make necessary adjustments according to various setpoints. In general, the parameters being monitored include the temperature, pressure, and gas flow rates.
[0046] In a further embodiment, post-treating the low dielectric constant film comprises rapidly heating the low dielectric constant film to a desired high temperature, rapidly cooling the low dielectric constant film from the desired high temperature, and treating the low dielectric constant film with an electron beam treatment. The low dielectric constant film may be treated with an electron beam treatment before or after the rapid heating and cooling.
[0047] The electron beam (e-beam) treatment typically has a dose between about 50 and about 2000 micro coulombs per square centimeter (μc/cm2) at about 1 to 20 kiloelectron volts (KeV). The e-beam current typically ranges from about 1 mA to about 40 mA, and is preferably about 1 to about 20 mA. The e-beam treatment is typically operated at a temperature between about room temperature and about 450°C for about 10 seconds to about 15 minutes. In one aspect, the e-beam treatment conditions include 6 kV, 10-18 mA and 50 μc/cm2 at 350°C for about 15 to about 30 seconds to treat a film having a thickness of about 1 micron. In another aspect, the e-beam treatment conditions include 4.5 kV, 10-18 mA and 50 μc/cm2 at 350°C for about 15 to about 30 seconds to treat a film having a thickness of about 5000 A. Argon or hydrogen may be present during the electron beam treatment. Although any e-beam device may be used, one exemplary device is the EBK chamber, available from Applied Materials, Inc. Treating the low dielectric constant film with an electron beam after the low dielectric constant film is deposited will volatilize at least some of the organic groups in the film and thus may form voids in the film. [0048] Figure 3 illustrates an e-beam chamber 300 in accordance with an embodiment of the invention. The e-beam chamber 300 includes a vacuum chamber 320, a large-area cathode 322, a target plane 330 located in a field-free region 338, and a grid anode 326 positioned between the target plane 330 and the large-area cathode 322. The e-beam chamber 300 further includes a high voltage insulator 324 and an accelerating field region 336 which isolate the grid anode 326 from the large-area cathode 322, a cathode cover insulator 328 located outside the vacuum chamber 320, a variable leak valve 332 for controlling the pressure inside the vacuum chamber 320, a variable high voltage power supply 329 connected to the large-area cathode 322, and a variable low voltage power supply 331 connected to the grid anode 326.
[0049] In operation, the substrate (not shown) with the low dielectric constant film thereon to be exposed with the electron beam is placed on the target plane 330. The vacuum chamber 320 is pumped from atmospheric pressure to a pressure in the range of about 1 mTorr to about 200 mTorr. The exact pressure is controlled by the variable rate leak valve 332, which is capable of controlling pressure to about 0.1 mTorr. The electron beam is generally generated at a sufficiently high voltage, which is applied to the large-area cathode 322 by the high voltage power supply 329. The voltage may range from about -500 volts to about 30,000 volts or higher. The high voltage power supply 329 may be a Bertan Model #105-30R manufactured by Bertan of Hickville, N.Y., or a Spellman Model #SL30N-1200X 258 manufactured by Spellman High Voltage Electronics Corp., of Hauppauge, N.Y. The variable low voltage power supply 331 applies a voltage to the grid anode 326 that is positive relative to the voltage applied to the large-area cathode 322. This voltage is used to control electron emission from the large-area cathode 322. The variable low voltage power supply 331 may be an Acopian Model #150PT12 power supply available from Acopian of Easton, Pa.
[0050] Other details of the e-beam chamber 300 are described in U.S. Pat. No. 5,003,178, entitled "Large-Area Uniform Electron Source", issued to William R. Livesay, assigned to Electron Vision Corporation (which is currently owned by the assignee of the present invention) and is incorporated by reference herein to the extent not inconsistent with the invention.
[0051] In another embodiment, post-treating the low dielectric constant film comprises rapidly heating the low dielectric constant film to a desired high temperature, rapidly cooling the low dielectric constant film from the desired high temperature, and treating the low dielectric constant film with UV radiation. Preferably, the low dielectric constant film is treated with UV radiation simultaneously with at least a portion of the rapid heating and/or cooling of the low dielectric constant film. However, the low dielectric constant film may be treated with UV radiation before or after the low dielectric constant film is rapidly heated and cooled. In embodiments in which the low dielectric constant film is treated with UV radiation before or after the low dielectric constant film is rapidly heated and cooled, preferably, the low dielectric constant film is heated at a temperature between about 200°C and about 600°C during the UV radiation. For example, the low dielectric constant film may be exposed to UV radiation in a chamber such as a furnace having a UV source. The chamber may have either a vacuum or atmospheric ambient during the UV radiation treatment.
[0052] The low dielectric constant film may be exposed to one or more wavelengths of UV radiation. An example of a chamber and a method that may be used to expose the low dielectric constant film to UV radiation is provided in commonly assigned U.S. Patent No. 6,614,181 , which is incorporated by reference herein.
[0053] In a further embodiment, the low dielectric constant film is post-treated by a method comprising rapidly heating and cooling the low dielectric constant film, treating the low dielectric constant film with UV radiation, and treating the low dielectric constant film with an electron beam. The post-treatment processes may be performed in any order. However, preferably, the low dielectric constant film is post-treated by rapidly heating and cooling the low dielectric constant film according to embodiments described herein and simultaneously UV radiating the low dielectric constant film and then treating the low dielectric constant film with an electron beam. [0054] It is believed that post-treatments that include both rapidly heating and cooling the low dielectric constant film and UV radiating and/or treating the low dielectric constant film with an electron beam enhance the properties of the low dielectric constant film. For example, it is believed that a post-treatment that includes rapid heating and cooling and UV radiation lowers the dielectric constant of the deposited film. It is believed that a post-treatment that includes rapid heating and cooling, an electron beam treatment, and optionally UV radiation lowers the dielectric constant of the deposited film and increases the film's hardness and modulus.
[0055] In any of the embodiments described herein, the low dielectric constant films may be deposited and post-treated within an integrated processing system, such as the Centura® or Producer® platform, available from Applied Materials, Inc. Thus, the low dielectric constant film can be deposited and post-treated without exposing the film to atmosphere. In embodiments in which more than one post- treatment process is performed, the low dielectric constant film may be protected from atmosphere between the different post-treatment processes. For example, the low dielectric constant film may be transferred to an electron beam chamber after being rapidly heated and cooled and optionally UV radiated in another chamber without being exposed to atmosphere between the rapid heating and cooling and the electron beam treatment.
[0056] The following examples illustrate methods of processing substrates having low dielectric constant films deposited thereon. The films were deposited on 300 mm substrates using a Producer® CVD chamber, available from Applied Materials, Inc.
[0057] Comparison Example 1
[0058] A low dielectric constant film comprising silicon, carbon, and oxygen was deposited on a substrate from a gas mixture comprising OMCTS, trimethylsilane, and ethylene. The OMCTS was introduced into the chamber at a rate of 520 seem, the trimethylsilane was introduced into the chamber at a rate of 300 seem, and the ethylene was introduced into the chamber at a rate of 2200 seem. Helium was introduced into the chamber at a rate of 1000 seem, and oxygen was introduced into the chamber at a rate of 1000 seem. The film was deposited for 20 seconds at 400°C at a pressure of 5.7 Torr using 800 W RF power at 13.56 MHz. As deposited, the low dielectric constant film had a thickness of 5,043 A, a dielectric constant (k) of 2.77, and a hardness of 0.59 gPa.
[0059] Comparison Example 2
[0060] A low dielectric constant film was deposited on a substrate as described in Comparison Example 1. The low dielectric constant film was post-treated by thermally annealing the low dielectric constant film at a temperature of 800°C for 1 minute. As deposited, the low dielectric constant film had a thickness of 5,085 A. After the post-treatment, the low dielectric constant film had a thickness of 4,463 A (shrinkage of 12.2%). After the post-treatment, the low dielectric constant film had a dielectric constant (k) of 3.35, and a hardness of 1.82 gPa.
[0061] Comparison Example 3
[0062] A low dielectric constant film was deposited on a substrate as described in Comparison Example 1. The low dielectric constant film was post-treated by an electron beam treatment at a current of 3 mA and a dose of 100 μc/cm2 at 4.5 kV and 400°C. As deposited, the low dielectric constant film had a thickness of 5,074 A. After the post-treatment, the low dielectric constant film had a thickness of 4,763 A (shrinkage of 6.1%). After the post-treatment, the low dielectric constant film had a dielectric constant (k) of 2.74, and a hardness of 1.14 gPa.
[0063] Example 1
[0064] A low dielectric constant film was deposited on a substrate as described in Comparison Example 1. The low dielectric constant film was post-treated in a Radiance™ RTP chamber by rapidly heating the dielectric constant film from room temperature to a temperature of 800°C and then immediately cooling the low dielectric constant film to a temperature of 120°C such that the film is heated and cooled within 30 seconds. As deposited, the low dielectric constant film had a thickness of 5,036 A. After the post-treatment, the low dielectric constant film had a thickness of 5,021 A (shrinkage of 0.3%). After the post-treatment, the low dielectric constant film had a dielectric constant (k) of 2.53, and a hardness of 0.62 gPa.
[0065] Example 2
[0066] A low dielectric constant film was deposited on a substrate as described in Comparison Example 1. The low dielectric constant film was post-treated in a Radiance™ RTP chamber by rapidly heating the dielectric constant film from room temperature to a temperature of 800°C and then immediately cooling the low dielectric constant film to a temperature of 120°C such that the film is heated and cooled within 30 seconds. As deposited, the low dielectric constant film had a thickness of 5,011 A. After the post-treatment, the low dielectric constant film had a thickness of 4,996 A (shrinkage of 0.3%). After the post-treatment, the low dielectric constant film had a dielectric constant (k) of 2.44.
[0067] Examples 1 and 2 show that post-treating low dielectric constant films by rapidly heating and cooling the low dielectric constant films according to embodiments described herein resulted in films having a lower dielectric constant than films that were not post-treated or films that were post-treated by an electron beam treatment or a conventional annealing process. It is believed that the low dielectric constant of films treated with the post-treatments provided herein may be achieved by the release of porogens, such as organic groups, from the low dielectric constant films upon post-treatment of the low dielectric constant films.
[0068] Example 1 further demonstrates that the rapid heating and cooling of the low dielectric constant films according to embodiments described herein did not substantially affect the hardness of the deposited film. The Examples also show that post-treating low dielectric constant films according to embodiments described herein resulted in less film shrinkage than other post-treatment processes.
[0069] Thus, embodiments of the invention provide a method of post-treating a low dielectric constant film that lowers the dielectric constant of the film without reducing the hardness of the film and minimizes film shrinkage from the post- treatment. Other advantages of the rapid heating and cooling post-treatment of embodiments of the invention include a higher substrate throughput resulting from the quick post-treatment process and a lower thermal budget for substrates processed according to the embodiments.
[0070] While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims

What is claimed is:
1. A method of processing a substrate, comprising: depositing a low dielectric constant film comprising silicon and carbon on a substrate in the presence of RF power; and post-treating the deposited low dielectric constant film by a process comprising: heating the low dielectric constant film to a desired temperature of at least about 600°C at a rate of at least about 10°C/sec, wherein the low dielectric constant film is maintained at the desired temperature for about five seconds or less; and then cooling the low dielectric constant film at a rate of at least about 10°C/sec.
2. The method of claim 1 , wherein the post-treating is performed under conditions sufficient to lower the dielectric constant of the low dielectric constant film.
3. The method of claim 1 , wherein the low dielectric constant film is heated at a rate between about 10°C/sec and about 300°C/sec and cooled at a rate between about 10°C/sec and about 100°C/sec.
4. The method of claim 1 , wherein the post-treating further comprises treating the low dielectric constant film with UV radiation.
5. The method of claim 4, wherein the process comprising heating and cooling the low dielectric constant film is performed simultaneously with the treating the low dielectric constant film with UV radiation.
6. The method of claim 5, wherein the post-treating further comprises treating the low dielectric constant film with an electron beam.
7. The method of claim 6, wherein the low dielectric constant film is post-treated in an integrated processing system such that the low dielectric constant film is not exposed to atmosphere between the heating and the treating of the low dielectric constant film with an electron beam.
8. The method of claim 4, wherein the process comprising heating and cooling the low dielectric constant film and the treating the low dielectric constant film with UV radiation are performed sequentially.
9. The method of claim 1 , wherein the post-treating further comprises treating the low dielectric constant film with an electron beam.
10. The method of claim 9, wherein the low dielectric constant film is post-treated in an integrated processing system such that the low dielectric constant film is not exposed to atmosphere between the heating and the treating the low dielectric constant film with an electron beam.
11. The method of claim 1 , wherein the low dielectric constant film further comprises oxygen.
12. A method of processing a substrate, comprising: depositing a low dielectric constant film comprising silicon and carbon on a substrate in the presence of RF power; and post-treating the deposited low dielectric constant film by a process comprising: heating the low dielectric constant film from a temperature of between about 25°C and about 250°C to a temperature of between about 600°C and about 1000°C, wherein the low dielectric constant film is heated at the temperature of between about 600°C and about 1000°C for about five seconds or less; and then cooling the low dielectric constant film from a temperature of between about 600°C and about 1000°C, wherein the low dielectric constant film is heated and cooled within a time period of about 0.5 minutes to about 5 minutes.
13. The method of claim 12, wherein the low dielectric constant film is heated at a rate between about 10°C/sec and about 300°C/sec and cooled at a rate between about 10°C/sec and about 100°C/sec.
14. The method of claim 12, wherein the post-treating further comprises treating the low dielectric constant film with UV radiation.
15. The method of claim 12, wherein the post-treating further comprises treating the low dielectric constant film with an electron beam.
16. The method of claim 12, wherein the cooling the low dielectric constant film comprises exposing the substrate to backside gas.
17. A method of processing a substrate, comprising: depositing a low dielectric constant film comprising silicon and carbon on a substrate in the presence of RF power; and post-treating the deposited low dielectric constant film by a process comprising: heating the low dielectric constant film to a desired temperature at a rate of at least about 10°C/sec, wherein the low dielectric constant film is maintained at the desired temperature for about five seconds or less; and then cooling the low dielectric constant film at a rate of at least about 10°C/sec, wherein the low dielectric constant film is heated and cooled within a time period of about 0.5 minutes to about 5 minutes.
18. The method of claim 17, wherein the low dielectric constant film is heated from a temperature of between about 25°C and about 250°C, and the desired temperature is between about 800°C and about 900°C.
19. The method of claim 17, wherein the post-treating further comprises treating the low dielectric constant film with UV radiation.
20. The method of claim 17, wherein the post-treating further comprises treating the low dielectric constant film with an electron beam.
PCT/US2005/002927 2004-04-21 2005-01-27 Post treatment of low k dielectric films Ceased WO2005109484A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1020067024006A KR101046530B1 (en) 2004-04-21 2005-01-27 Post-Processing of Low Dielectric Constant (κ) Films
JP2007509459A JP4769344B2 (en) 2004-04-21 2005-01-27 Post processing of low-k dielectric film

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/830,203 2004-04-21
US10/830,203 US7018941B2 (en) 2004-04-21 2004-04-21 Post treatment of low k dielectric films

Publications (1)

Publication Number Publication Date
WO2005109484A1 true WO2005109484A1 (en) 2005-11-17

Family

ID=34960755

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/002927 Ceased WO2005109484A1 (en) 2004-04-21 2005-01-27 Post treatment of low k dielectric films

Country Status (6)

Country Link
US (1) US7018941B2 (en)
JP (1) JP4769344B2 (en)
KR (1) KR101046530B1 (en)
CN (1) CN100472733C (en)
TW (1) TWI374498B (en)
WO (1) WO2005109484A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012084912A (en) * 2008-05-05 2012-04-26 Air Products & Chemicals Inc Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants
US8951342B2 (en) 2002-04-17 2015-02-10 Air Products And Chemicals, Inc. Methods for using porogens for low k porous organosilica glass films
US9061317B2 (en) 2002-04-17 2015-06-23 Air Products And Chemicals, Inc. Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants

Families Citing this family (514)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2002329606A1 (en) * 2001-07-17 2003-03-03 Bioforce Nanosciences, Inc. Combined molecular blinding detection through force microscopy and mass spectrometry
US7060330B2 (en) * 2002-05-08 2006-06-13 Applied Materials, Inc. Method for forming ultra low k films using electron beam
US6936551B2 (en) * 2002-05-08 2005-08-30 Applied Materials Inc. Methods and apparatus for E-beam treatment used to fabricate integrated circuit devices
JP2006013289A (en) * 2004-06-29 2006-01-12 Hitachi Ltd Semiconductor device manufacturing method and semiconductor manufacturing apparatus
US20060035477A1 (en) * 2004-08-12 2006-02-16 Karen Mai Methods and systems for rapid thermal processing
US7972441B2 (en) 2005-04-05 2011-07-05 Applied Materials, Inc. Thermal oxidation of silicon using ozone
US20070134435A1 (en) * 2005-12-13 2007-06-14 Ahn Sang H Method to improve the ashing/wet etch damage resistance and integration stability of low dielectric constant films
US20070173071A1 (en) * 2006-01-20 2007-07-26 International Business Machines Corporation SiCOH dielectric
US20090107527A1 (en) * 2007-10-31 2009-04-30 United Microelectronics Corp. Method of cleaning transparent device in a thermal process apparatus, thermal process apparatus and process using the same thermal process apparatus
US10378106B2 (en) 2008-11-14 2019-08-13 Asm Ip Holding B.V. Method of forming insulation film by modified PEALD
US8703624B2 (en) * 2009-03-13 2014-04-22 Air Products And Chemicals, Inc. Dielectric films comprising silicon and methods for making same
US9394608B2 (en) 2009-04-06 2016-07-19 Asm America, Inc. Semiconductor processing reactor and components thereof
US8802201B2 (en) 2009-08-14 2014-08-12 Asm America, Inc. Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
US9324576B2 (en) 2010-05-27 2016-04-26 Applied Materials, Inc. Selective etch for silicon films
US10283321B2 (en) 2011-01-18 2019-05-07 Applied Materials, Inc. Semiconductor processing system and methods using capacitively coupled plasma
US9064815B2 (en) 2011-03-14 2015-06-23 Applied Materials, Inc. Methods for etch of metal and metal-oxide films
US8999856B2 (en) 2011-03-14 2015-04-07 Applied Materials, Inc. Methods for etch of sin films
US20120285621A1 (en) * 2011-05-10 2012-11-15 Applied Materials, Inc. Semiconductor chamber apparatus for dielectric processing
US9312155B2 (en) 2011-06-06 2016-04-12 Asm Japan K.K. High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US10364496B2 (en) 2011-06-27 2019-07-30 Asm Ip Holding B.V. Dual section module having shared and unshared mass flow controllers
US10854498B2 (en) 2011-07-15 2020-12-01 Asm Ip Holding B.V. Wafer-supporting device and method for producing same
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
CN103121856B (en) * 2011-07-25 2014-08-13 重庆文理学院 Preparation method of mesoporous silicon oxide thin film material
US8771536B2 (en) 2011-08-01 2014-07-08 Applied Materials, Inc. Dry-etch for silicon-and-carbon-containing films
US8808563B2 (en) 2011-10-07 2014-08-19 Applied Materials, Inc. Selective etch of silicon by way of metastable hydrogen termination
US9017481B1 (en) 2011-10-28 2015-04-28 Asm America, Inc. Process feed management for semiconductor substrate processing
US9267739B2 (en) 2012-07-18 2016-02-23 Applied Materials, Inc. Pedestal with multi-zone temperature control and multiple purge capabilities
US9373517B2 (en) 2012-08-02 2016-06-21 Applied Materials, Inc. Semiconductor processing with DC assisted RF power for improved control
US9659799B2 (en) 2012-08-28 2017-05-23 Asm Ip Holding B.V. Systems and methods for dynamic semiconductor process scheduling
US9034770B2 (en) 2012-09-17 2015-05-19 Applied Materials, Inc. Differential silicon oxide etch
US9023734B2 (en) 2012-09-18 2015-05-05 Applied Materials, Inc. Radical-component oxide etch
US9390937B2 (en) 2012-09-20 2016-07-12 Applied Materials, Inc. Silicon-carbon-nitride selective etch
US9132436B2 (en) 2012-09-21 2015-09-15 Applied Materials, Inc. Chemical control features in wafer process equipment
US10714315B2 (en) 2012-10-12 2020-07-14 Asm Ip Holdings B.V. Semiconductor reaction chamber showerhead
JP2014099541A (en) * 2012-11-15 2014-05-29 Tokyo Electron Ltd Method and apparatus for forming low dielectric constant dielectric film and method of desorbing porogen
US8969212B2 (en) 2012-11-20 2015-03-03 Applied Materials, Inc. Dry-etch selectivity
US8980763B2 (en) 2012-11-30 2015-03-17 Applied Materials, Inc. Dry-etch for selective tungsten removal
US9111877B2 (en) 2012-12-18 2015-08-18 Applied Materials, Inc. Non-local plasma oxide etch
US8921234B2 (en) 2012-12-21 2014-12-30 Applied Materials, Inc. Selective titanium nitride etching
US8735204B1 (en) 2013-01-17 2014-05-27 Alliance For Sustainable Energy, Llc Contact formation and gettering of precipitated impurities by multiple firing during semiconductor device fabrication
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
US10256079B2 (en) 2013-02-08 2019-04-09 Applied Materials, Inc. Semiconductor processing systems having multiple plasma configurations
US9362130B2 (en) 2013-03-01 2016-06-07 Applied Materials, Inc. Enhanced etching processes using remote plasma sources
US9040422B2 (en) 2013-03-05 2015-05-26 Applied Materials, Inc. Selective titanium nitride removal
US10170282B2 (en) 2013-03-08 2019-01-01 Applied Materials, Inc. Insulated semiconductor faceplate designs
US9589770B2 (en) 2013-03-08 2017-03-07 Asm Ip Holding B.V. Method and systems for in-situ formation of intermediate reactive species
US9484191B2 (en) 2013-03-08 2016-11-01 Asm Ip Holding B.V. Pulsed remote plasma method and system
US8895416B2 (en) * 2013-03-11 2014-11-25 Alliance For Sustainable Energy, Llc Semiconductor device PN junction fabrication using optical processing of amorphous semiconductor material
US20140271097A1 (en) 2013-03-15 2014-09-18 Applied Materials, Inc. Processing systems and methods for halide scavenging
US9493879B2 (en) 2013-07-12 2016-11-15 Applied Materials, Inc. Selective sputtering for pattern transfer
US9773648B2 (en) 2013-08-30 2017-09-26 Applied Materials, Inc. Dual discharge modes operation for remote plasma
US8956980B1 (en) 2013-09-16 2015-02-17 Applied Materials, Inc. Selective etch of silicon nitride
US9240412B2 (en) 2013-09-27 2016-01-19 Asm Ip Holding B.V. Semiconductor structure and device and methods of forming same using selective epitaxial process
US9576809B2 (en) 2013-11-04 2017-02-21 Applied Materials, Inc. Etch suppression with germanium
US9236265B2 (en) 2013-11-04 2016-01-12 Applied Materials, Inc. Silicon germanium processing
US9520303B2 (en) 2013-11-12 2016-12-13 Applied Materials, Inc. Aluminum selective etch
US9245762B2 (en) 2013-12-02 2016-01-26 Applied Materials, Inc. Procedure for etch rate consistency
US9117855B2 (en) 2013-12-04 2015-08-25 Applied Materials, Inc. Polarity control for remote plasma
US9263278B2 (en) 2013-12-17 2016-02-16 Applied Materials, Inc. Dopant etch selectivity control
US9287095B2 (en) 2013-12-17 2016-03-15 Applied Materials, Inc. Semiconductor system assemblies and methods of operation
US9190293B2 (en) 2013-12-18 2015-11-17 Applied Materials, Inc. Even tungsten etch for high aspect ratio trenches
US9287134B2 (en) 2014-01-17 2016-03-15 Applied Materials, Inc. Titanium oxide etch
US9396989B2 (en) 2014-01-27 2016-07-19 Applied Materials, Inc. Air gaps between copper lines
US9293568B2 (en) 2014-01-27 2016-03-22 Applied Materials, Inc. Method of fin patterning
US9385028B2 (en) 2014-02-03 2016-07-05 Applied Materials, Inc. Air gap process
US10683571B2 (en) 2014-02-25 2020-06-16 Asm Ip Holding B.V. Gas supply manifold and method of supplying gases to chamber using same
US9499898B2 (en) 2014-03-03 2016-11-22 Applied Materials, Inc. Layered thin film heater and method of fabrication
US9299575B2 (en) 2014-03-17 2016-03-29 Applied Materials, Inc. Gas-phase tungsten etch
US10167557B2 (en) 2014-03-18 2019-01-01 Asm Ip Holding B.V. Gas distribution system, reactor including the system, and methods of using the same
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
US9299537B2 (en) 2014-03-20 2016-03-29 Applied Materials, Inc. Radial waveguide systems and methods for post-match control of microwaves
US9299538B2 (en) 2014-03-20 2016-03-29 Applied Materials, Inc. Radial waveguide systems and methods for post-match control of microwaves
US9136273B1 (en) 2014-03-21 2015-09-15 Applied Materials, Inc. Flash gate air gap
US9903020B2 (en) 2014-03-31 2018-02-27 Applied Materials, Inc. Generation of compact alumina passivation layers on aluminum plasma equipment components
US9269590B2 (en) 2014-04-07 2016-02-23 Applied Materials, Inc. Spacer formation
US9309598B2 (en) 2014-05-28 2016-04-12 Applied Materials, Inc. Oxide and metal removal
US9847289B2 (en) 2014-05-30 2017-12-19 Applied Materials, Inc. Protective via cap for improved interconnect performance
US9406523B2 (en) 2014-06-19 2016-08-02 Applied Materials, Inc. Highly selective doped oxide removal method
US9378969B2 (en) 2014-06-19 2016-06-28 Applied Materials, Inc. Low temperature gas-phase carbon removal
US9425058B2 (en) 2014-07-24 2016-08-23 Applied Materials, Inc. Simplified litho-etch-litho-etch process
US10858737B2 (en) 2014-07-28 2020-12-08 Asm Ip Holding B.V. Showerhead assembly and components thereof
US9159606B1 (en) 2014-07-31 2015-10-13 Applied Materials, Inc. Metal air gap
US9378978B2 (en) 2014-07-31 2016-06-28 Applied Materials, Inc. Integrated oxide recess and floating gate fin trimming
US9496167B2 (en) 2014-07-31 2016-11-15 Applied Materials, Inc. Integrated bit-line airgap formation and gate stack post clean
US9165786B1 (en) 2014-08-05 2015-10-20 Applied Materials, Inc. Integrated oxide and nitride recess for better channel contact in 3D architectures
US9659753B2 (en) 2014-08-07 2017-05-23 Applied Materials, Inc. Grooved insulator to reduce leakage current
US9553102B2 (en) 2014-08-19 2017-01-24 Applied Materials, Inc. Tungsten separation
US9890456B2 (en) 2014-08-21 2018-02-13 Asm Ip Holding B.V. Method and system for in situ formation of gas-phase compounds
US9355856B2 (en) 2014-09-12 2016-05-31 Applied Materials, Inc. V trench dry etch
US9478434B2 (en) 2014-09-24 2016-10-25 Applied Materials, Inc. Chlorine-based hardmask removal
US9368364B2 (en) 2014-09-24 2016-06-14 Applied Materials, Inc. Silicon etch process with tunable selectivity to SiO2 and other materials
US9613822B2 (en) 2014-09-25 2017-04-04 Applied Materials, Inc. Oxide etch selectivity enhancement
US9657845B2 (en) 2014-10-07 2017-05-23 Asm Ip Holding B.V. Variable conductance gas distribution apparatus and method
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
US9966240B2 (en) 2014-10-14 2018-05-08 Applied Materials, Inc. Systems and methods for internal surface conditioning assessment in plasma processing equipment
US9355922B2 (en) 2014-10-14 2016-05-31 Applied Materials, Inc. Systems and methods for internal surface conditioning in plasma processing equipment
US11637002B2 (en) 2014-11-26 2023-04-25 Applied Materials, Inc. Methods and systems to enhance process uniformity
US9299583B1 (en) 2014-12-05 2016-03-29 Applied Materials, Inc. Aluminum oxide selective etch
US10224210B2 (en) 2014-12-09 2019-03-05 Applied Materials, Inc. Plasma processing system with direct outlet toroidal plasma source
US10573496B2 (en) 2014-12-09 2020-02-25 Applied Materials, Inc. Direct outlet toroidal plasma source
KR102263121B1 (en) 2014-12-22 2021-06-09 에이에스엠 아이피 홀딩 비.브이. Semiconductor device and manufacuring method thereof
US9502258B2 (en) 2014-12-23 2016-11-22 Applied Materials, Inc. Anisotropic gap etch
US9343272B1 (en) 2015-01-08 2016-05-17 Applied Materials, Inc. Self-aligned process
US11257693B2 (en) 2015-01-09 2022-02-22 Applied Materials, Inc. Methods and systems to improve pedestal temperature control
US9373522B1 (en) 2015-01-22 2016-06-21 Applied Mateials, Inc. Titanium nitride removal
US9449846B2 (en) 2015-01-28 2016-09-20 Applied Materials, Inc. Vertical gate separation
US9728437B2 (en) 2015-02-03 2017-08-08 Applied Materials, Inc. High temperature chuck for plasma processing systems
US20160225652A1 (en) 2015-02-03 2016-08-04 Applied Materials, Inc. Low temperature chuck for plasma processing systems
US9881805B2 (en) 2015-03-02 2018-01-30 Applied Materials, Inc. Silicon selective removal
US10529542B2 (en) 2015-03-11 2020-01-07 Asm Ip Holdings B.V. Cross-flow reactor and method
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US10458018B2 (en) 2015-06-26 2019-10-29 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en) 2015-07-07 2020-03-24 Asm Ip Holding B.V. Magnetic susceptor to baseplate seal
US9947576B2 (en) * 2015-07-13 2018-04-17 Applied Materials, Inc. UV-assisted material injection into porous films
US10083836B2 (en) 2015-07-24 2018-09-25 Asm Ip Holding B.V. Formation of boron-doped titanium metal films with high work function
US9691645B2 (en) 2015-08-06 2017-06-27 Applied Materials, Inc. Bolted wafer chuck thermal management systems and methods for wafer processing systems
US9741593B2 (en) 2015-08-06 2017-08-22 Applied Materials, Inc. Thermal management systems and methods for wafer processing systems
US9349605B1 (en) 2015-08-07 2016-05-24 Applied Materials, Inc. Oxide etch selectivity systems and methods
US10504700B2 (en) 2015-08-27 2019-12-10 Applied Materials, Inc. Plasma etching systems and methods with secondary plasma injection
US9960072B2 (en) 2015-09-29 2018-05-01 Asm Ip Holding B.V. Variable adjustment for precise matching of multiple chamber cavity housings
US10211308B2 (en) 2015-10-21 2019-02-19 Asm Ip Holding B.V. NbMC layers
US10322384B2 (en) 2015-11-09 2019-06-18 Asm Ip Holding B.V. Counter flow mixer for process chamber
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US10468251B2 (en) 2016-02-19 2019-11-05 Asm Ip Holding B.V. Method for forming spacers using silicon nitride film for spacer-defined multiple patterning
US10501866B2 (en) 2016-03-09 2019-12-10 Asm Ip Holding B.V. Gas distribution apparatus for improved film uniformity in an epitaxial system
US10343920B2 (en) 2016-03-18 2019-07-09 Asm Ip Holding B.V. Aligned carbon nanotubes
US9892913B2 (en) 2016-03-24 2018-02-13 Asm Ip Holding B.V. Radial and thickness control via biased multi-port injection settings
US10190213B2 (en) 2016-04-21 2019-01-29 Asm Ip Holding B.V. Deposition of metal borides
US10865475B2 (en) 2016-04-21 2020-12-15 Asm Ip Holding B.V. Deposition of metal borides and silicides
US10367080B2 (en) 2016-05-02 2019-07-30 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
US10032628B2 (en) 2016-05-02 2018-07-24 Asm Ip Holding B.V. Source/drain performance through conformal solid state doping
KR102592471B1 (en) 2016-05-17 2023-10-20 에이에스엠 아이피 홀딩 비.브이. Method of forming metal interconnection and method of fabricating semiconductor device using the same
US10504754B2 (en) 2016-05-19 2019-12-10 Applied Materials, Inc. Systems and methods for improved semiconductor etching and component protection
US10522371B2 (en) 2016-05-19 2019-12-31 Applied Materials, Inc. Systems and methods for improved semiconductor etching and component protection
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
US10388509B2 (en) 2016-06-28 2019-08-20 Asm Ip Holding B.V. Formation of epitaxial layers via dislocation filtering
US9865484B1 (en) 2016-06-29 2018-01-09 Applied Materials, Inc. Selective etch using material modification and RF pulsing
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
US10714385B2 (en) 2016-07-19 2020-07-14 Asm Ip Holding B.V. Selective deposition of tungsten
US10381226B2 (en) 2016-07-27 2019-08-13 Asm Ip Holding B.V. Method of processing substrate
KR102532607B1 (en) 2016-07-28 2023-05-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method of operating the same
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10395919B2 (en) 2016-07-28 2019-08-27 Asm Ip Holding B.V. Method and apparatus for filling a gap
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10629473B2 (en) 2016-09-09 2020-04-21 Applied Materials, Inc. Footing removal for nitride spacer
US10062575B2 (en) 2016-09-09 2018-08-28 Applied Materials, Inc. Poly directional etch by oxidation
US9934942B1 (en) 2016-10-04 2018-04-03 Applied Materials, Inc. Chamber with flow-through source
US9721789B1 (en) 2016-10-04 2017-08-01 Applied Materials, Inc. Saving ion-damaged spacers
US10062585B2 (en) 2016-10-04 2018-08-28 Applied Materials, Inc. Oxygen compatible plasma source
US10546729B2 (en) 2016-10-04 2020-01-28 Applied Materials, Inc. Dual-channel showerhead with improved profile
US10062579B2 (en) 2016-10-07 2018-08-28 Applied Materials, Inc. Selective SiN lateral recess
US9947549B1 (en) 2016-10-10 2018-04-17 Applied Materials, Inc. Cobalt-containing material removal
US10410943B2 (en) 2016-10-13 2019-09-10 Asm Ip Holding B.V. Method for passivating a surface of a semiconductor and related systems
US10643826B2 (en) 2016-10-26 2020-05-05 Asm Ip Holdings B.V. Methods for thermally calibrating reaction chambers
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10643904B2 (en) 2016-11-01 2020-05-05 Asm Ip Holdings B.V. Methods for forming a semiconductor device and related semiconductor device structures
US10229833B2 (en) 2016-11-01 2019-03-12 Asm Ip Holding B.V. Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10435790B2 (en) 2016-11-01 2019-10-08 Asm Ip Holding B.V. Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap
US10134757B2 (en) 2016-11-07 2018-11-20 Asm Ip Holding B.V. Method of processing a substrate and a device manufactured by using the method
US10163696B2 (en) 2016-11-11 2018-12-25 Applied Materials, Inc. Selective cobalt removal for bottom up gapfill
US9768034B1 (en) 2016-11-11 2017-09-19 Applied Materials, Inc. Removal methods for high aspect ratio structures
US10026621B2 (en) 2016-11-14 2018-07-17 Applied Materials, Inc. SiN spacer profile patterning
US10242908B2 (en) 2016-11-14 2019-03-26 Applied Materials, Inc. Airgap formation with damage-free copper
KR102546317B1 (en) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Gas supply unit and substrate processing apparatus including the same
US10340135B2 (en) 2016-11-28 2019-07-02 Asm Ip Holding B.V. Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride
KR102762543B1 (en) 2016-12-14 2025-02-05 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
KR102700194B1 (en) 2016-12-19 2024-08-28 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10269558B2 (en) 2016-12-22 2019-04-23 Asm Ip Holding B.V. Method of forming a structure on a substrate
US10566206B2 (en) 2016-12-27 2020-02-18 Applied Materials, Inc. Systems and methods for anisotropic material breakthrough
US10867788B2 (en) 2016-12-28 2020-12-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US10403507B2 (en) 2017-02-03 2019-09-03 Applied Materials, Inc. Shaped etch profile with oxidation
US10431429B2 (en) 2017-02-03 2019-10-01 Applied Materials, Inc. Systems and methods for radial and azimuthal control of plasma uniformity
US10043684B1 (en) 2017-02-06 2018-08-07 Applied Materials, Inc. Self-limiting atomic thermal etching systems and methods
US10319739B2 (en) 2017-02-08 2019-06-11 Applied Materials, Inc. Accommodating imperfectly aligned memory holes
US10655221B2 (en) 2017-02-09 2020-05-19 Asm Ip Holding B.V. Method for depositing oxide film by thermal ALD and PEALD
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10943834B2 (en) 2017-03-13 2021-03-09 Applied Materials, Inc. Replacement contact process
US10529563B2 (en) 2017-03-29 2020-01-07 Asm Ip Holdings B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
US10283353B2 (en) 2017-03-29 2019-05-07 Asm Ip Holding B.V. Method of reforming insulating film deposited on substrate with recess pattern
US10103040B1 (en) 2017-03-31 2018-10-16 Asm Ip Holding B.V. Apparatus and method for manufacturing a semiconductor device
US10319649B2 (en) 2017-04-11 2019-06-11 Applied Materials, Inc. Optical emission spectroscopy (OES) for remote plasma monitoring
KR102457289B1 (en) 2017-04-25 2022-10-21 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10892156B2 (en) 2017-05-08 2021-01-12 Asm Ip Holding B.V. Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US10446393B2 (en) 2017-05-08 2019-10-15 Asm Ip Holding B.V. Methods for forming silicon-containing epitaxial layers and related semiconductor device structures
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US11276590B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Multi-zone semiconductor substrate supports
JP7176860B6 (en) 2017-05-17 2022-12-16 アプライド マテリアルズ インコーポレイテッド Semiconductor processing chamber to improve precursor flow
US11276559B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Semiconductor processing chamber for multiple precursor flow
US10497579B2 (en) 2017-05-31 2019-12-03 Applied Materials, Inc. Water-free etching methods
US10049891B1 (en) 2017-05-31 2018-08-14 Applied Materials, Inc. Selective in situ cobalt residue removal
US10504742B2 (en) 2017-05-31 2019-12-10 Asm Ip Holding B.V. Method of atomic layer etching using hydrogen plasma
US10886123B2 (en) 2017-06-02 2021-01-05 Asm Ip Holding B.V. Methods for forming low temperature semiconductor layers and related semiconductor device structures
US10920320B2 (en) 2017-06-16 2021-02-16 Applied Materials, Inc. Plasma health determination in semiconductor substrate processing reactors
US12040200B2 (en) 2017-06-20 2024-07-16 Asm Ip Holding B.V. Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US10541246B2 (en) 2017-06-26 2020-01-21 Applied Materials, Inc. 3D flash memory cells which discourage cross-cell electrical tunneling
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en) 2017-07-05 2020-06-16 Asm Ip Holdings B.V. Methods for forming a silicon germanium tin layer and related semiconductor device structures
US10727080B2 (en) 2017-07-07 2020-07-28 Applied Materials, Inc. Tantalum-containing material removal
US10541184B2 (en) 2017-07-11 2020-01-21 Applied Materials, Inc. Optical emission spectroscopic techniques for monitoring etching
US10354889B2 (en) 2017-07-17 2019-07-16 Applied Materials, Inc. Non-halogen etching of silicon-containing materials
KR20190009245A (en) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. Methods for forming a semiconductor device structure and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10541333B2 (en) 2017-07-19 2020-01-21 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US10605530B2 (en) 2017-07-26 2020-03-31 Asm Ip Holding B.V. Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace
US10312055B2 (en) 2017-07-26 2019-06-04 Asm Ip Holding B.V. Method of depositing film by PEALD using negative bias
US10170336B1 (en) 2017-08-04 2019-01-01 Applied Materials, Inc. Methods for anisotropic control of selective silicon removal
US10043674B1 (en) 2017-08-04 2018-08-07 Applied Materials, Inc. Germanium etching systems and methods
TWI815813B (en) 2017-08-04 2023-09-21 荷蘭商Ａｓｍ智慧財產控股公司 Showerhead assembly for distributing a gas within a reaction chamber
US10297458B2 (en) 2017-08-07 2019-05-21 Applied Materials, Inc. Process window widening using coated parts in plasma etch processes
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US10249524B2 (en) 2017-08-09 2019-04-02 Asm Ip Holding B.V. Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
USD900036S1 (en) 2017-08-24 2020-10-27 Asm Ip Holding B.V. Heater electrical connector and adapter
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
KR102491945B1 (en) 2017-08-30 2023-01-26 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
KR102401446B1 (en) 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10607895B2 (en) 2017-09-18 2020-03-31 Asm Ip Holdings B.V. Method for forming a semiconductor device structure comprising a gate fill metal
KR102630301B1 (en) 2017-09-21 2024-01-29 에이에스엠 아이피 홀딩 비.브이. Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same
US10844484B2 (en) 2017-09-22 2020-11-24 Asm Ip Holding B.V. Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en) 2017-10-05 2019-09-03 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US10319588B2 (en) 2017-10-10 2019-06-11 Asm Ip Holding B.V. Method for depositing a metal chalcogenide on a substrate by cyclical deposition
US10128086B1 (en) 2017-10-24 2018-11-13 Applied Materials, Inc. Silicon pretreatment for nitride removal
US10283324B1 (en) 2017-10-24 2019-05-07 Applied Materials, Inc. Oxygen treatment for nitride etching
US10923344B2 (en) 2017-10-30 2021-02-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures
US10910262B2 (en) 2017-11-16 2021-02-02 Asm Ip Holding B.V. Method of selectively depositing a capping layer structure on a semiconductor device structure
KR102443047B1 (en) 2017-11-16 2022-09-14 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus method and apparatus manufactured thereby
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
TWI791689B (en) 2017-11-27 2023-02-11 荷蘭商Ａｓｍ智慧財產控股私人有限公司 Apparatus including a clean mini environment
JP7214724B2 (en) 2017-11-27 2023-01-30 エーエスエム アイピー ホールディング ビー．ブイ． Storage device for storing wafer cassettes used in batch furnaces
US10290508B1 (en) 2017-12-05 2019-05-14 Asm Ip Holding B.V. Method for forming vertical spacers for spacer-defined patterning
US10256112B1 (en) 2017-12-08 2019-04-09 Applied Materials, Inc. Selective tungsten removal
US10903054B2 (en) 2017-12-19 2021-01-26 Applied Materials, Inc. Multi-zone gas distribution systems and methods
US11328909B2 (en) 2017-12-22 2022-05-10 Applied Materials, Inc. Chamber conditioning and removal processes
US10854426B2 (en) 2018-01-08 2020-12-01 Applied Materials, Inc. Metal recess for semiconductor structures
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
TWI799494B (en) 2018-01-19 2023-04-21 荷蘭商Ａｓｍ 智慧財產控股公司 Deposition method
KR102695659B1 (en) 2018-01-19 2024-08-14 에이에스엠 아이피 홀딩 비.브이. Method for depositing a gap filling layer by plasma assisted deposition
USD903477S1 (en) 2018-01-24 2020-12-01 Asm Ip Holdings B.V. Metal clamp
US11018047B2 (en) 2018-01-25 2021-05-25 Asm Ip Holding B.V. Hybrid lift pin
USD880437S1 (en) 2018-02-01 2020-04-07 Asm Ip Holding B.V. Gas supply plate for semiconductor manufacturing apparatus
US10535516B2 (en) 2018-02-01 2020-01-14 Asm Ip Holdings B.V. Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US11685991B2 (en) 2018-02-14 2023-06-27 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10731249B2 (en) 2018-02-15 2020-08-04 Asm Ip Holding B.V. Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
US10679870B2 (en) 2018-02-15 2020-06-09 Applied Materials, Inc. Semiconductor processing chamber multistage mixing apparatus
US10964512B2 (en) 2018-02-15 2021-03-30 Applied Materials, Inc. Semiconductor processing chamber multistage mixing apparatus and methods
US10658181B2 (en) 2018-02-20 2020-05-19 Asm Ip Holding B.V. Method of spacer-defined direct patterning in semiconductor fabrication
KR102636427B1 (en) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. Substrate processing method and apparatus
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
TWI766433B (en) 2018-02-28 2022-06-01 美商應用材料股份有限公司 Systems and methods to form airgaps
US10593560B2 (en) 2018-03-01 2020-03-17 Applied Materials, Inc. Magnetic induction plasma source for semiconductor processes and equipment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US10319600B1 (en) 2018-03-12 2019-06-11 Applied Materials, Inc. Thermal silicon etch
US10497573B2 (en) 2018-03-13 2019-12-03 Applied Materials, Inc. Selective atomic layer etching of semiconductor materials
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
KR102646467B1 (en) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
US10510536B2 (en) 2018-03-29 2019-12-17 Asm Ip Holding B.V. Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber
KR102501472B1 (en) 2018-03-30 2023-02-20 에이에스엠 아이피 홀딩 비.브이. Substrate processing method
US10573527B2 (en) 2018-04-06 2020-02-25 Applied Materials, Inc. Gas-phase selective etching systems and methods
KR102600229B1 (en) 2018-04-09 2023-11-10 에이에스엠 아이피 홀딩 비.브이. Substrate supporting device, substrate processing apparatus including the same and substrate processing method
US10490406B2 (en) 2018-04-10 2019-11-26 Appled Materials, Inc. Systems and methods for material breakthrough
US10699879B2 (en) 2018-04-17 2020-06-30 Applied Materials, Inc. Two piece electrode assembly with gap for plasma control
US10886137B2 (en) 2018-04-30 2021-01-05 Applied Materials, Inc. Selective nitride removal
US12025484B2 (en) 2018-05-08 2024-07-02 Asm Ip Holding B.V. Thin film forming method
TWI843623B (en) 2018-05-08 2024-05-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US12272527B2 (en) 2018-05-09 2025-04-08 Asm Ip Holding B.V. Apparatus for use with hydrogen radicals and method of using same
KR20190129718A (en) 2018-05-11 2019-11-20 에이에스엠 아이피 홀딩 비.브이. Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures
KR102596988B1 (en) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
TWI840362B (en) 2018-06-04 2024-05-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Wafer handling chamber with moisture reduction
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
KR102568797B1 (en) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing system
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
TWI871083B (en) 2018-06-27 2025-01-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Cyclic deposition processes for forming metal-containing material
US11499222B2 (en) 2018-06-27 2022-11-15 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US10612136B2 (en) 2018-06-29 2020-04-07 ASM IP Holding, B.V. Temperature-controlled flange and reactor system including same
KR102686758B1 (en) 2018-06-29 2024-07-18 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10872778B2 (en) 2018-07-06 2020-12-22 Applied Materials, Inc. Systems and methods utilizing solid-phase etchants
US10755941B2 (en) 2018-07-06 2020-08-25 Applied Materials, Inc. Self-limiting selective etching systems and methods
US10767789B2 (en) 2018-07-16 2020-09-08 Asm Ip Holding B.V. Diaphragm valves, valve components, and methods for forming valve components
US10672642B2 (en) 2018-07-24 2020-06-02 Applied Materials, Inc. Systems and methods for pedestal configuration
US10483099B1 (en) 2018-07-26 2019-11-19 Asm Ip Holding B.V. Method for forming thermally stable organosilicon polymer film
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US10883175B2 (en) 2018-08-09 2021-01-05 Asm Ip Holding B.V. Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en) 2018-08-16 2020-11-10 Asm Ip Holding B.V. Gas distribution device for a wafer processing apparatus
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
KR102707956B1 (en) 2018-09-11 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for deposition of a thin film
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
US10892198B2 (en) 2018-09-14 2021-01-12 Applied Materials, Inc. Systems and methods for improved performance in semiconductor processing
US11049755B2 (en) 2018-09-14 2021-06-29 Applied Materials, Inc. Semiconductor substrate supports with embedded RF shield
US11062887B2 (en) 2018-09-17 2021-07-13 Applied Materials, Inc. High temperature RF heater pedestals
US11417534B2 (en) 2018-09-21 2022-08-16 Applied Materials, Inc. Selective material removal
CN110970344B (en) 2018-10-01 2024-10-25 Asmip控股有限公司 Substrate holding device, system including the same and method of using the same
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102592699B1 (en) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
US11682560B2 (en) 2018-10-11 2023-06-20 Applied Materials, Inc. Systems and methods for hafnium-containing film removal
US10847365B2 (en) 2018-10-11 2020-11-24 Asm Ip Holding B.V. Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en) 2018-10-16 2020-10-20 Asm Ip Holding B.V. Method for etching a carbon-containing feature
KR102546322B1 (en) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
KR102605121B1 (en) 2018-10-19 2023-11-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US11121002B2 (en) 2018-10-24 2021-09-14 Applied Materials, Inc. Systems and methods for etching metals and metal derivatives
US10381219B1 (en) 2018-10-25 2019-08-13 Asm Ip Holding B.V. Methods for forming a silicon nitride film
US12378665B2 (en) 2018-10-26 2025-08-05 Asm Ip Holding B.V. High temperature coatings for a preclean and etch apparatus and related methods
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
KR102748291B1 (en) 2018-11-02 2024-12-31 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US10847366B2 (en) 2018-11-16 2020-11-24 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10559458B1 (en) 2018-11-26 2020-02-11 Asm Ip Holding B.V. Method of forming oxynitride film
US11437242B2 (en) 2018-11-27 2022-09-06 Applied Materials, Inc. Selective removal of silicon-containing materials
US12040199B2 (en) 2018-11-28 2024-07-16 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (en) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. A method for cleaning a substrate processing apparatus
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP7504584B2 (en) 2018-12-14 2024-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー Method and system for forming device structures using selective deposition of gallium nitride - Patents.com
US11721527B2 (en) 2019-01-07 2023-08-08 Applied Materials, Inc. Processing chamber mixing systems
US10920319B2 (en) 2019-01-11 2021-02-16 Applied Materials, Inc. Ceramic showerheads with conductive electrodes
TWI866480B (en) 2019-01-17 2024-12-11 荷蘭商Ａｓｍ Ｉｐ 私人控股有限公司 Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
KR102727227B1 (en) 2019-01-22 2024-11-07 에이에스엠 아이피 홀딩 비.브이. Semiconductor processing device
CN111524788B (en) 2019-02-01 2023-11-24 Asm Ip私人控股有限公司 Method for forming topologically selective films of silicon oxide
KR102626263B1 (en) 2019-02-20 2024-01-16 에이에스엠 아이피 홀딩 비.브이. Cyclical deposition method including treatment step and apparatus for same
TWI873122B (en) 2019-02-20 2025-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of filling a recess formed within a surface of a substrate, semiconductor structure formed according to the method, and semiconductor processing apparatus
TWI845607B (en) 2019-02-20 2024-06-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
KR20200102357A (en) 2019-02-20 2020-08-31 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for plug fill deposition in 3-d nand applications
TWI842826B (en) 2019-02-22 2024-05-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing apparatus and method for processing substrate
KR102858005B1 (en) 2019-03-08 2025-09-09 에이에스엠 아이피 홀딩 비.브이. Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer
KR102762833B1 (en) 2019-03-08 2025-02-04 에이에스엠 아이피 홀딩 비.브이. STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME
KR102782593B1 (en) 2019-03-08 2025-03-14 에이에스엠 아이피 홀딩 비.브이. Structure Including SiOC Layer and Method of Forming Same
JP2020167398A (en) 2019-03-28 2020-10-08 エーエスエム・アイピー・ホールディング・ベー・フェー Door openers and substrate processing equipment provided with door openers
KR102809999B1 (en) 2019-04-01 2025-05-19 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device
KR102897355B1 (en) 2019-04-19 2025-12-08 에이에스엠 아이피 홀딩 비.브이. Layer forming method and apparatus
KR20200125453A (en) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system and method of using same
KR102929471B1 (en) 2019-05-07 2026-02-20 에이에스엠 아이피 홀딩 비.브이. Chemical source vessel with dip tube
KR102869364B1 (en) 2019-05-07 2025-10-10 에이에스엠 아이피 홀딩 비.브이. Method for Reforming Amorphous Carbon Polymer Film
KR102929472B1 (en) 2019-05-10 2026-02-20 에이에스엠 아이피 홀딩 비.브이. Method of depositing material onto a surface and structure formed according to the method
JP7598201B2 (en) 2019-05-16 2024-12-11 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
JP7612342B2 (en) 2019-05-16 2025-01-14 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
KR20200141002A (en) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. Method of using a gas-phase reactor system including analyzing exhausted gas
KR102918757B1 (en) 2019-06-10 2026-01-28 에이에스엠 아이피 홀딩 비.브이. Method for cleaning quartz epitaxial chambers
KR20200143254A (en) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
KR102911421B1 (en) 2019-07-03 2026-01-12 에이에스엠 아이피 홀딩 비.브이. Temperature control assembly for substrate processing apparatus and method of using same
JP7499079B2 (en) 2019-07-09 2024-06-13 エーエスエム・アイピー・ホールディング・ベー・フェー Plasma device using coaxial waveguide and substrate processing method
CN112216646B (en) 2019-07-10 2026-02-10 Asmip私人控股有限公司 Substrate support assembly and substrate processing apparatus including the thereof
KR102895115B1 (en) 2019-07-16 2025-12-03 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
TWI826704B (en) 2019-07-17 2023-12-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Radical assist ignition plasma system and method
KR102860110B1 (en) 2019-07-17 2025-09-16 에이에스엠 아이피 홀딩 비.브이. Methods of forming silicon germanium structures
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
TWI839544B (en) 2019-07-19 2024-04-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming topology-controlled amorphous carbon polymer film
KR102903090B1 (en) 2019-07-19 2025-12-19 에이에스엠 아이피 홀딩 비.브이. Method of Forming Topology-Controlled Amorphous Carbon Polymer Film
CN112309843B (en) 2019-07-29 2026-01-23 Asmip私人控股有限公司 Selective deposition method for achieving high dopant incorporation
CN112309900B (en) 2019-07-30 2025-11-04 Asmip私人控股有限公司 Substrate processing equipment
CN112309899B (en) 2019-07-30 2025-11-14 Asmip私人控股有限公司 Substrate processing equipment
KR20210015655A (en) 2019-07-30 2021-02-10 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
KR20210018759A (en) 2019-08-05 2021-02-18 에이에스엠 아이피 홀딩 비.브이. Liquid level sensor for a chemical source vessel
KR20210018761A (en) 2019-08-09 2021-02-18 에이에스엠 아이피 홀딩 비.브이. heater assembly including cooling apparatus and method of using same
US11348784B2 (en) 2019-08-12 2022-05-31 Beijing E-Town Semiconductor Technology Co., Ltd Enhanced ignition in inductively coupled plasmas for workpiece processing
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
JP7810514B2 (en) 2019-08-21 2026-02-03 エーエスエム・アイピー・ホールディング・ベー・フェー Film-forming raw material mixed gas generating device and film-forming device
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
KR20210024423A (en) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for forming a structure with a hole
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
KR102928101B1 (en) 2019-08-23 2026-02-13 에이에스엠 아이피 홀딩 비.브이. Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
KR102868968B1 (en) 2019-09-03 2025-10-10 에이에스엠 아이피 홀딩 비.브이. Methods and apparatus for depositing a chalcogenide film and structures including the film
KR102806450B1 (en) 2019-09-04 2025-05-12 에이에스엠 아이피 홀딩 비.브이. Methods for selective deposition using a sacrificial capping layer
KR102733104B1 (en) 2019-09-05 2024-11-22 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US12469693B2 (en) 2019-09-17 2025-11-11 Asm Ip Holding B.V. Method of forming a carbon-containing layer and structure including the layer
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (en) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 Method for forming topologically selective silicon oxide film through cyclic plasma enhanced deposition process
TWI846953B (en) 2019-10-08 2024-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing device
KR102948143B1 (en) 2019-10-08 2026-04-07 에이에스엠 아이피 홀딩 비.브이. Reactor system including a gas distribution assembly for use with activated species and method of using same
TW202128273A (en) 2019-10-08 2021-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Gas injection system, reactor system, and method of depositing material on surface of substratewithin reaction chamber
TWI846966B (en) 2019-10-10 2024-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming a photoresist underlayer and structure including same
US12009241B2 (en) 2019-10-14 2024-06-11 Asm Ip Holding B.V. Vertical batch furnace assembly with detector to detect cassette
TWI834919B (en) 2019-10-16 2024-03-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of topology-selective film formation of silicon oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR102845724B1 (en) 2019-10-21 2025-08-13 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching films
US11996292B2 (en) 2019-10-25 2024-05-28 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR102890638B1 (en) 2019-11-05 2025-11-25 에이에스엠 아이피 홀딩 비.브이. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
KR102861314B1 (en) 2019-11-20 2025-09-17 에이에스엠 아이피 홀딩 비.브이. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
KR20210065848A (en) 2019-11-26 2021-06-04 에이에스엠 아이피 홀딩 비.브이. Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112951697B (en) 2019-11-26 2025-07-29 Asmip私人控股有限公司 Substrate processing apparatus
CN120432376A (en) 2019-11-29 2025-08-05 Asm Ip私人控股有限公司 Substrate processing equipment
CN112885692B (en) 2019-11-29 2025-08-15 Asmip私人控股有限公司 Substrate processing apparatus
JP7527928B2 (en) 2019-12-02 2024-08-05 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing apparatus and substrate processing method
KR20210070898A (en) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11885013B2 (en) 2019-12-17 2024-01-30 Asm Ip Holding B.V. Method of forming vanadium nitride layer and structure including the vanadium nitride layer
KR102943768B1 (en) 2019-12-19 2026-03-26 에이에스엠 아이피 홀딩 비.브이. Methods for filling a gap feature on a substrate and related semiconductor structures
JP7730637B2 (en) 2020-01-06 2025-08-28 エーエスエム・アイピー・ホールディング・ベー・フェー Gas delivery assembly, components thereof, and reactor system including same
TWI887322B (en) 2020-01-06 2025-06-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Reactor system, lift pin, and processing method
US11993847B2 (en) 2020-01-08 2024-05-28 Asm Ip Holding B.V. Injector
KR102882467B1 (en) 2020-01-16 2025-11-05 에이에스엠 아이피 홀딩 비.브이. Method of forming high aspect ratio features
KR102675856B1 (en) 2020-01-20 2024-06-17 에이에스엠 아이피 홀딩 비.브이. Method of forming thin film and method of modifying surface of thin film
TWI889744B (en) 2020-01-29 2025-07-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Contaminant trap system, and baffle plate stack
TW202513845A (en) 2020-02-03 2025-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Semiconductor structures and methods for forming the same
KR20210100010A (en) 2020-02-04 2021-08-13 에이에스엠 아이피 홀딩 비.브이. Method and apparatus for transmittance measurements of large articles
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
KR102916725B1 (en) 2020-02-13 2026-01-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus including light receiving device and calibration method of light receiving device
KR20210103953A (en) 2020-02-13 2021-08-24 에이에스엠 아이피 홀딩 비.브이. Gas distribution assembly and method of using same
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
TWI895326B (en) 2020-02-28 2025-09-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 System dedicated for parts cleaning
KR102943116B1 (en) 2020-03-04 2026-03-23 에이에스엠 아이피 홀딩 비.브이. Alignment fixture for a reactor system
US11876356B2 (en) 2020-03-11 2024-01-16 Asm Ip Holding B.V. Lockout tagout assembly and system and method of using same
KR20210116240A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. Substrate handling device with adjustable joints
KR102775390B1 (en) 2020-03-12 2025-02-28 에이에스엠 아이피 홀딩 비.브이. Method for Fabricating Layer Structure Having Target Topological Profile
US12173404B2 (en) 2020-03-17 2024-12-24 Asm Ip Holding B.V. Method of depositing epitaxial material, structure formed using the method, and system for performing the method
KR102755229B1 (en) 2020-04-02 2025-01-14 에이에스엠 아이피 홀딩 비.브이. Thin film forming method
TWI887376B (en) 2020-04-03 2025-06-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for manufacturing semiconductor device
TWI888525B (en) 2020-04-08 2025-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Apparatus and methods for selectively etching silcon oxide films
KR20210128343A (en) 2020-04-15 2021-10-26 에이에스엠 아이피 홀딩 비.브이. Method of forming chromium nitride layer and structure including the chromium nitride layer
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
US11996289B2 (en) 2020-04-16 2024-05-28 Asm Ip Holding B.V. Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
KR102901748B1 (en) 2020-04-21 2025-12-17 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
KR102934380B1 (en) 2020-04-24 2026-03-05 에이에스엠 아이피 홀딩 비.브이. Methods of forming structures including vanadium boride and vanadium phosphide layers
KR20210132600A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
CN113555279A (en) 2020-04-24 2021-10-26 Asm Ip私人控股有限公司 Methods of forming vanadium nitride-containing layers and structures comprising the same
TW202539998A (en) 2020-04-24 2025-10-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Compositions and vessels including vanadium compounds, and methods and systems for stabilizing vanadium compounds
KR102866804B1 (en) 2020-04-24 2025-09-30 에이에스엠 아이피 홀딩 비.브이. Vertical batch furnace assembly comprising a cooling gas supply
KR102783898B1 (en) 2020-04-29 2025-03-18 에이에스엠 아이피 홀딩 비.브이. Solid source precursor vessel
KR20210134869A (en) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Fast FOUP swapping with a FOUP handler
JP7726664B2 (en) 2020-05-04 2025-08-20 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing system for processing a substrate
JP7736446B2 (en) 2020-05-07 2025-09-09 エーエスエム・アイピー・ホールディング・ベー・フェー Reactor system with tuned circuit
KR102788543B1 (en) 2020-05-13 2025-03-27 에이에스엠 아이피 홀딩 비.브이. Laser alignment fixture for a reactor system
KR102936676B1 (en) 2020-05-15 2026-03-10 에이에스엠 아이피 홀딩 비.브이. Methods for silicon germanium uniformity control using multiple precursors
KR102905441B1 (en) 2020-05-19 2025-12-30 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR102795476B1 (en) 2020-05-21 2025-04-11 에이에스엠 아이피 홀딩 비.브이. Structures including multiple carbon layers and methods of forming and using same
KR20210145079A (en) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Flange and apparatus for processing substrates
TWI873343B (en) 2020-05-22 2025-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Reaction system for forming thin film on substrate
KR20210146802A (en) 2020-05-26 2021-12-06 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron and gallium containing silicon germanium layers
TWI876048B (en) 2020-05-29 2025-03-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing device
TW202212620A (en) 2020-06-02 2022-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate
KR20210156219A (en) 2020-06-16 2021-12-24 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron containing silicon germanium layers
TWI908816B (en) 2020-06-24 2025-12-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for forming a layer provided with silicon
TWI873359B (en) 2020-06-30 2025-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Substrate processing method
US12431354B2 (en) 2020-07-01 2025-09-30 Asm Ip Holding B.V. Silicon nitride and silicon oxide deposition methods using fluorine inhibitor
KR102707957B1 (en) 2020-07-08 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
KR20220010438A (en) 2020-07-17 2022-01-25 에이에스엠 아이피 홀딩 비.브이. Structures and methods for use in photolithography
KR20220011092A (en) 2020-07-20 2022-01-27 에이에스엠 아이피 홀딩 비.브이. Method and system for forming structures including transition metal layers
TWI878570B (en) 2020-07-20 2025-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method and system for depositing molybdenum layers
TW202219303A (en) 2020-07-27 2022-05-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Thin film deposition process
KR20220020210A (en) 2020-08-11 2022-02-18 에이에스엠 아이피 홀딩 비.브이. Methods for Depositing a Titinum Aluminun Carbide Film Structuru on a Substrate and Releated Semiconductor Structures
KR102915124B1 (en) 2020-08-14 2026-01-19 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
US12040177B2 (en) 2020-08-18 2024-07-16 Asm Ip Holding B.V. Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
TWI911263B (en) 2020-08-25 2026-01-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for cleaning a substrate, method for selectively depositing, and reaction system
TW202534193A (en) 2020-08-26 2025-09-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming metal silicon oxide layer and metal silicon oxynitride layer
TWI911265B (en) 2020-08-27 2026-01-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming patterned structures, method of manipulating mechanical property, and device structure
TWI904232B (en) 2020-09-10 2025-11-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Methods for depositing gap filing fluids and related systems and devices
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
KR20220036866A (en) 2020-09-16 2022-03-23 에이에스엠 아이피 홀딩 비.브이. Silicon oxide deposition method
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
TWI889903B (en) 2020-09-25 2025-07-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Semiconductor processing method
US12009224B2 (en) 2020-09-29 2024-06-11 Asm Ip Holding B.V. Apparatus and method for etching metal nitrides
KR20220045900A (en) 2020-10-06 2022-04-13 에이에스엠 아이피 홀딩 비.브이. Deposition method and an apparatus for depositing a silicon-containing material
TW202229612A (en) 2020-10-06 2022-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method and system for forming silicon nitride on a sidewall of a feature
CN114293174A (en) 2020-10-07 2022-04-08 Asm Ip私人控股有限公司 Gas supply unit and substrate processing apparatus including the same
KR102855834B1 (en) 2020-10-14 2025-09-04 에이에스엠 아이피 홀딩 비.브이. Method of Depositing Material on Stepped Structure
KR102873665B1 (en) 2020-10-15 2025-10-17 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device, and substrate treatment apparatus using ether-cat
TW202217037A (en) 2020-10-22 2022-05-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en) 2020-10-28 2022-06-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method for forming layer on substrate, and semiconductor processing system
TW202229620A (en) 2020-11-12 2022-08-01 特文特大學 Deposition system, method for controlling reaction condition, method for depositing
TW202229795A (en) 2020-11-23 2022-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 A substrate processing apparatus with an injector
TW202235649A (en) 2020-11-24 2022-09-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Methods for filling a gap and related systems and devices
TW202235675A (en) 2020-11-30 2022-09-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Injector, and substrate processing apparatus
KR20220077875A (en) 2020-12-02 2022-06-09 에이에스엠 아이피 홀딩 비.브이. Cleaning fixture for showerhead assemblies
US12255053B2 (en) 2020-12-10 2025-03-18 Asm Ip Holding B.V. Methods and systems for depositing a layer
US12159788B2 (en) 2020-12-14 2024-12-03 Asm Ip Holding B.V. Method of forming structures for threshold voltage control
CN114639631A (en) 2020-12-16 2022-06-17 Asm Ip私人控股有限公司 Fixing device for measuring jumping and swinging
TW202232639A (en) 2020-12-18 2022-08-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Wafer processing apparatus with a rotatable table
KR20220090435A (en) 2020-12-22 2022-06-29 에이에스엠 아이피 홀딩 비.브이. Precursor capsule, vessel and method
TW202226899A (en) 2020-12-22 2022-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Plasma treatment device having matching box
KR20220090438A (en) 2020-12-22 2022-06-29 에이에스엠 아이피 홀딩 비.브이. Transition metal deposition method
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD1023959S1 (en) 2021-05-11 2024-04-23 Asm Ip Holding B.V. Electrode for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
USD1099184S1 (en) 2021-11-29 2025-10-21 Asm Ip Holding B.V. Weighted lift pin
USD1060598S1 (en) 2021-12-03 2025-02-04 Asm Ip Holding B.V. Split showerhead cover

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6025279A (en) * 1998-05-29 2000-02-15 Taiwan Semiconductor Manufacturing Company Method of reducing nitride and oxide peeling after planarization using an anneal
US6033999A (en) * 1998-02-02 2000-03-07 Taiwan Semiconductor Manufacturing Company Method of solving contact oblique problems of an ILD layer using a rapid thermal anneal
US20010004479A1 (en) * 1998-02-11 2001-06-21 David Cheung Plasma processes for depositing low dielectric constant films
US20020110934A1 (en) * 2001-02-12 2002-08-15 Kiyoshi Uchiyama Rapid- temperature pulsing anneal method at low temperature for fabricating layered superlattice materials and making electronic devices including same
US20020162500A1 (en) * 2001-05-02 2002-11-07 Applied Materials, Inc. Deposition of tungsten silicide films
US6566278B1 (en) * 2000-08-24 2003-05-20 Applied Materials Inc. Method for densification of CVD carbon-doped silicon oxide films through UV irradiation
US20030143865A1 (en) * 2000-10-25 2003-07-31 International Business Machines Corporation Ultralow dielectric constant material as an intralevel or interlevel dielectric in a semiconductor device and electronic device made
US20040002226A1 (en) * 2002-07-01 2004-01-01 International Business Machines Corporation Method for fabricating a nitrided silicon-oxide gate dielectric

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5003178A (en) 1988-11-14 1991-03-26 Electron Vision Corporation Large-area uniform electron source
US6607991B1 (en) 1995-05-08 2003-08-19 Electron Vision Corporation Method for curing spin-on dielectric films utilizing electron beam radiation
JPH09237785A (en) * 1995-12-28 1997-09-09 Toshiba Corp Semiconductor device and manufacturing method thereof
US5804259A (en) * 1996-11-07 1998-09-08 Applied Materials, Inc. Method and apparatus for depositing a multilayered low dielectric constant film
US6080526A (en) 1997-03-24 2000-06-27 Alliedsignal Inc. Integration of low-k polymers into interlevel dielectrics using controlled electron-beam radiation
US6500740B1 (en) 1997-07-14 2002-12-31 Agere Systems Inc. Process for fabricating semiconductor devices in which the distribution of dopants is controlled
US6030904A (en) * 1997-08-21 2000-02-29 International Business Machines Corporation Stabilization of low-k carbon-based dielectrics
US6383951B1 (en) 1998-09-03 2002-05-07 Micron Technology, Inc. Low dielectric constant material for integrated circuit fabrication
US6204201B1 (en) 1999-06-11 2001-03-20 Electron Vision Corporation Method of processing films prior to chemical vapor deposition using electron beam processing
US6133086A (en) 1999-06-24 2000-10-17 United Microelectronics Corp. Fabrication method of a tantalum pentoxide dielectric layer for a DRAM capacitor
EP1123991A3 (en) * 2000-02-08 2002-11-13 Asm Japan K.K. Low dielectric constant materials and processes
US6582777B1 (en) 2000-02-17 2003-06-24 Applied Materials Inc. Electron beam modification of CVD deposited low dielectric constant materials
US6444136B1 (en) 2000-04-25 2002-09-03 Newport Fab, Llc Fabrication of improved low-k dielectric structures
US6614181B1 (en) 2000-08-23 2003-09-02 Applied Materials, Inc. UV radiation source for densification of CVD carbon-doped silicon oxide films
US6437406B1 (en) 2000-10-19 2002-08-20 International Business Machines Corporation Super-halo formation in FETs
EP1352107A2 (en) * 2000-10-25 2003-10-15 International Business Machines Corporation An ultralow dielectric constant material as an intralevel or interlevel dielectric in a semiconductor device, a method for fabricating the same, and an electronic device containing the same
US6303524B1 (en) 2001-02-20 2001-10-16 Mattson Thermal Products Inc. High temperature short time curing of low dielectric constant materials using rapid thermal processing techniques
US6764940B1 (en) * 2001-03-13 2004-07-20 Novellus Systems, Inc. Method for depositing a diffusion barrier for copper interconnect applications
US20030054115A1 (en) * 2001-09-14 2003-03-20 Ralph Albano Ultraviolet curing process for porous low-K materials
US6800833B2 (en) 2002-03-29 2004-10-05 Mariusch Gregor Electromagnetically levitated substrate support
US20030211244A1 (en) * 2002-04-11 2003-11-13 Applied Materials, Inc. Reacting an organosilicon compound with an oxidizing gas to form an ultra low k dielectric
US7060330B2 (en) 2002-05-08 2006-06-13 Applied Materials, Inc. Method for forming ultra low k films using electron beam
US20040101632A1 (en) 2002-11-22 2004-05-27 Applied Materials, Inc. Method for curing low dielectric constant film by electron beam
US6936551B2 (en) 2002-05-08 2005-08-30 Applied Materials Inc. Methods and apparatus for E-beam treatment used to fabricate integrated circuit devices
EP1504138A2 (en) * 2002-05-08 2005-02-09 Applied Materials, Inc. Method for using low dielectric constant film by electron beam
US6586297B1 (en) 2002-06-01 2003-07-01 Newport Fab, Llc Method for integrating a metastable base into a high-performance HBT and related structure
US7058237B2 (en) * 2002-06-28 2006-06-06 Microsoft Corporation Real-time wide-angle image correction system and method for computer image viewing
US6846756B2 (en) * 2002-07-30 2005-01-25 Taiwan Semiconductor Manufacturing Co., Ltd Method for preventing low-k dielectric layer cracking in multi-layered dual damascene metallization layers
US7404990B2 (en) 2002-11-14 2008-07-29 Air Products And Chemicals, Inc. Non-thermal process for forming porous low dielectric constant films
US6927169B2 (en) 2002-12-19 2005-08-09 Applied Materials Inc. Method and apparatus to improve thickness uniformity of surfaces for integrated device manufacturing
US6737365B1 (en) 2003-03-24 2004-05-18 Intel Corporation Forming a porous dielectric layer
US7622399B2 (en) * 2003-09-23 2009-11-24 Silecs Oy Method of forming low-k dielectrics using a rapid curing process

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6033999A (en) * 1998-02-02 2000-03-07 Taiwan Semiconductor Manufacturing Company Method of solving contact oblique problems of an ILD layer using a rapid thermal anneal
US20010004479A1 (en) * 1998-02-11 2001-06-21 David Cheung Plasma processes for depositing low dielectric constant films
US6025279A (en) * 1998-05-29 2000-02-15 Taiwan Semiconductor Manufacturing Company Method of reducing nitride and oxide peeling after planarization using an anneal
US6566278B1 (en) * 2000-08-24 2003-05-20 Applied Materials Inc. Method for densification of CVD carbon-doped silicon oxide films through UV irradiation
US20030143865A1 (en) * 2000-10-25 2003-07-31 International Business Machines Corporation Ultralow dielectric constant material as an intralevel or interlevel dielectric in a semiconductor device and electronic device made
US20020110934A1 (en) * 2001-02-12 2002-08-15 Kiyoshi Uchiyama Rapid- temperature pulsing anneal method at low temperature for fabricating layered superlattice materials and making electronic devices including same
US20020162500A1 (en) * 2001-05-02 2002-11-07 Applied Materials, Inc. Deposition of tungsten silicide films
US20040002226A1 (en) * 2002-07-01 2004-01-01 International Business Machines Corporation Method for fabricating a nitrided silicon-oxide gate dielectric

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8951342B2 (en) 2002-04-17 2015-02-10 Air Products And Chemicals, Inc. Methods for using porogens for low k porous organosilica glass films
US9061317B2 (en) 2002-04-17 2015-06-23 Air Products And Chemicals, Inc. Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants
JP2012084912A (en) * 2008-05-05 2012-04-26 Air Products & Chemicals Inc Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants

Also Published As

Publication number Publication date
CN100472733C (en) 2009-03-25
TWI374498B (en) 2012-10-11
KR20070004975A (en) 2007-01-09
KR101046530B1 (en) 2011-07-04
TW200536018A (en) 2005-11-01
JP2007534174A (en) 2007-11-22
JP4769344B2 (en) 2011-09-07
US20050239293A1 (en) 2005-10-27
CN1947229A (en) 2007-04-11
US7018941B2 (en) 2006-03-28

Similar Documents

Publication Publication Date Title
US7018941B2 (en) Post treatment of low k dielectric films
US7422774B2 (en) Method for forming ultra low k films using electron beam
US7056560B2 (en) Ultra low dielectric materials based on hybrid system of linear silicon precursor and organic porogen by plasma-enhanced chemical vapor deposition (PECVD)
CN100400707C (en) Method for hardening low dielectric constant film by electron beam
US6943127B2 (en) CVD plasma assisted lower dielectric constant SICOH film
KR100857649B1 (en) Method of decreasing the k value in sioc layer deposited by chemical vapor deposition
US7112541B2 (en) In-situ oxide capping after CVD low k deposition
US6914014B2 (en) Method for curing low dielectric constant film using direct current bias
US20120156890A1 (en) In-situ low-k capping to improve integration damage resistance
US20030211244A1 (en) Reacting an organosilicon compound with an oxidizing gas to form an ultra low k dielectric
US7189658B2 (en) Strengthening the interface between dielectric layers and barrier layers with an oxide layer of varying composition profile
US20040101632A1 (en) Method for curing low dielectric constant film by electron beam
US20100022100A1 (en) Bi-layer capping of low-k dielectric films
US6936309B2 (en) Hardness improvement of silicon carboxy films
KR20050004844A (en) Method for curing low dielectric constant film by electron beam

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2007509459

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 200580012778.3

Country of ref document: CN

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 1020067024006

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020067024006

Country of ref document: KR

122 Ep: pct application non-entry in european phase