WO2005104636A1 - Electronics module and method for manufacturing the same - Google Patents
Electronics module and method for manufacturing the same Download PDFInfo
- Publication number
- WO2005104636A1 WO2005104636A1 PCT/FI2005/000200 FI2005000200W WO2005104636A1 WO 2005104636 A1 WO2005104636 A1 WO 2005104636A1 FI 2005000200 W FI2005000200 W FI 2005000200W WO 2005104636 A1 WO2005104636 A1 WO 2005104636A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- insulating
- component
- electronics module
- conductor
- material layer
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 55
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 239000004020 conductor Substances 0.000 claims abstract description 114
- 239000011810 insulating material Substances 0.000 claims abstract description 41
- 239000000463 material Substances 0.000 claims description 22
- 229920000642 polymer Polymers 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000004026 adhesive bonding Methods 0.000 claims 1
- 238000010276 construction Methods 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 93
- 239000000853 adhesive Substances 0.000 description 21
- 230000001070 adhesive effect Effects 0.000 description 21
- 239000012790 adhesive layer Substances 0.000 description 12
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 9
- 239000010949 copper Substances 0.000 description 9
- 238000009434 installation Methods 0.000 description 9
- 229910052802 copper Inorganic materials 0.000 description 8
- 238000005553 drilling Methods 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 239000000126 substance Substances 0.000 description 5
- 239000011888 foil Substances 0.000 description 4
- 239000012528 membrane Substances 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 239000004411 aluminium Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 239000007858 starting material Substances 0.000 description 2
- 229910007162 SnPd Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000003801 milling Methods 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229920005597 polymer membrane Polymers 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 239000003223 protective agent Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000002604 ultrasonography Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
- H01L2224/251—Disposition
- H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82009—Pre-treatment of the connector or the bonding area
- H01L2224/8203—Reshaping, e.g. forming vias
- H01L2224/82035—Reshaping, e.g. forming vias by heating means
- H01L2224/82039—Reshaping, e.g. forming vias by heating means using a laser
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82009—Pre-treatment of the connector or the bonding area
- H01L2224/8203—Reshaping, e.g. forming vias
- H01L2224/82047—Reshaping, e.g. forming vias by mechanical means, e.g. severing, pressing, stamping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/83132—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01061—Promethium [Pm]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
- H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4046—Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49139—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
- Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
- Y10T29/49218—Contact or terminal manufacturing by assembling plural parts with deforming
Definitions
- the present invention relates to an electronics module, according to claim 1, which contains embedded components.
- An electronics module of this kind can be a module like a circuit board, the components contained by which are connected to each other electrically through conductor structures made in the electronics module.
- the invention particularly relates to an electronics module, which contains microcircuits, to which several contact terminals are connected.
- microcircuits to which several contact terminals are connected.
- other components for example passive components, can be embedded in the installation base of the electronics module.
- the invention relates to a method according to the preamble to claim 12 for manufacturing such an electronics module.
- Microcircuits positioned next to each other are attached to the rigid layer, in such a way that their contact terminals point in opposite directions. Thanks to the construction, the microcircuits can be set in two layers and connected directly on both sides of the metal sheet acting as an installation base.
- components are used, in which there is one contacting surface, i.e. their contact terminals are located essentially on one side of the component.
- These contact terminals can be connected directly only to the conductor structures and contact surfaces of one surface of the base, in order to create electrical connection between the components and going outside the module. If it is wished to connect such a component electrically to the other surface of the base as well, this must be done through separate vias. The vias then take up space on the circuit board, as they cannot be made at the positions of the components on the board, without damaging the components.
- the components are set in two layers, in order to optimize the use of the surface area of the circuit board, the electronic-module construction may become disadvantageously thick and complicated to manufacture. For this reason, circuit boards that include embedded components are not optimal in many such applications, in which the aim is to minimize the size of an electronic product.
- the invention is intended to make possible an electronic-module construction that will save more space than the prior art.
- the invention is based on the idea of embedding in an insulating material layer a component, which has a first contacting surface, on which there are first contact terminals, and a second contacting surface, on which there is at least one second contact terminal, and which is opposite to the first contacting surface.
- the component is connected electrically from its contact terminals to the conductor structures contained in the electronics module.
- the contact terminals on the first contacting surface of the component are in direct contact with the conductor structures of the first surface of the base and the contact terminals on the second contacting surface of the component are in direct contact with the conductor structures on the second surface of the base.
- a component can be put on top of the first conductor layer forming the first surface of the base, after which insulating material and a conductor layer forming the second surface of the base are put onto the first surface of the base, in such a way that the insulating material surrounds the component. Holes can be made through the conductor layers situated on both sides of the insulating layer, as far as the level of the surface of the contact terminals of the components, and additional insulating material can be put into these holes, in order to connect the components electrically to the conductor layers.
- the desired circuit pattern can be created in the conductor layers on both sides of the base.
- the electronics module according to the invention is characterized by what is stated in the characterizing portion of claim 1.
- the manufacturing method of the electronics module according to the invention is, in turn, characterized by what is stated in claim 12.
- the component to be embedded for example, a microprocessor or memory circuit
- two-sided components can be utilized, when the module will be thin and the surface area of both the components and the electronics module can be effectively exploited.
- the component can be glued to the first conductor layer.
- the adhesive can be insulating, or isotropically or anisotropically conductive.
- the particles contained in the adhesive that may be in the contact area are exploited in creating an electrical contact between the component and the electronics module, in which case the contact is generally formed with the aid of heat and pressure.
- the electrical contact can be achieved not only with the aid of electrically conductive adhesive, but also of a metallurgical joint, for example, an ultrasound joint or thermo-compression, or even with solder.
- the possible adhesive can be put between the component and the conductor layer also after the creation of the electrical contact.
- vias are formed, in conductor layers forming the first and/or second surfaces of the base, at the positions of the contact terminals of the components, before the attachment of the component. This is possible, because the positions of the contact terminals on both sides of the two-sided components are known very precisely. This in turn permits more reliable contacting between the contact terminals of the components and the conductor layers.
- Several of such electronics modules can further be connected on top of each other, to form an operational totality, which in turn brings new opportunities for efficient electronic design.
- the modules can of course also be connected on top of each other, even if the contact patterns of the conductor layers being attached to each other were to be different.
- the term 'hole' can refer not only to a hole that extends through the structure, but also to a recess, which is created, for example, by drilling or with the effect of a laser, and which need not extend through the structure (the base or some other layer) in question.
- the components' contact terminals can be, for example, protrusions, such as bumps, or other kinds, for example flat contact areas, on the surface of the component.
- the term contacting surface of the component refers to a surface of the component, which includes at least one contact terminal, or in the direction of the surface of which at least one contact terminal can be approached in order to create an electrical contact, for example, by using the method disclosed in this application.
- upper surface refers to one surface of the module, module blank, or component while the term lower surface refers to the opposite surface to this.
- lower surface refers to the opposite surface to this.
- 'upper' and 'lower' refer to the directions according to the accompanying figures, or which are apparent from them. In the following, the invention is examined with the aid of examples and with reference to the accompanying drawings.
- Figures 1 - 12 show a series of cross-sections of some examples of the application of the invention, in connection with one manufacturing method.
- a suitable conductor layer 4 is selected as the starting material for the process.
- a layered sheet, in which the conductor layer 4 is located on the surface of a support base 12, can also be selected as the starting material.
- the layered sheet can be manufactured, for example, by taking a support base 12 suitable for processing and attaching a suitable conductor membrane to the surface of this support base 12, for the creation of a conductor layer 4.
- the support base 12 can be, for example, of an electrically conductive material, such as aluminium (Al), or of an insulating material, such as a polymer.
- the conductor layer 4 can be created, for example by attaching thin metal foil to one surface of the support base 12, for example, by laminating it from copper (Cu).
- the metal foil can be attached to the support base, for example, by using an adhesive layer, which is spread on the surface of the support base 12 or metal foil, prior to the lamination of the metal layer. At this stage, there need be no patterns in the metal foil.
- holes 3, which penetrate the support base 12 and the conductor layer 4, are made in the base, for alignment during the installation and connection of the components 6.
- the holes 3 can be made using some suitable method, for example, mechanically by milling, stamping, drilling, or with the aid of a laser.
- the through-holes 3 used to align the components extend through both the support base 12 and the conductor membrane 4. This has the advantage that the same alignment marks (through-holes 3) can be used in aligning on both sides of the installation base.
- contact holes 2 are also made in the conductor layer 4 for the components 6, at the positions of the contact terminals 7 of the components 6.
- the holes 2 can extend through the conductor layer 4, or be recesses on that side of the conductor layer, to which the components 6 will be glued at a later stage. If the contacting holes are made in the conductor layer 4 already at this stage, there is no danger that the drilling will damage the components. For example, when using laser drilling, a tolerance of about 5 ⁇ m is associated with drilling at typical drilling depths. When proceeding in this way, it is either possible to avoid making contacting holes entirely, or at least make it easier to create contacts to this side of the base.
- Stage A can also be performed in the same way in embodiments, in which a self- supporting conductor layer 4 is used and which thus entirely lack the support layer 12.
- an adhesive layer 5 is spread on the conductor layer 4, in the areas to which the components 6 are to be attached. These areas can be termed connection areas.
- the adhesive layers 5 can be aligned, for example, with the aid of through-holes 3.
- the thickness of the adhesive layer is selected in such a way that the adhesive completely fills the space between the component 6 and the conductor layer 4, when the component 6 is pressed onto the adhesive layer 5. If the component 6 includes contact protrusions 7, the thickness of the adhesive layer 5 should be greater, for example, 1.5 - 10 times, than the height of the contact protrusions 7, so that the space between the component 6 and the conductor layer 4 will be well filled.
- the surface area of the adhesive layer 5 formed for the component 6 can also be slightly greater than the surface area corresponding to the component 6, which will also help to reduce the risk of inadequate filling.
- the adhesive used in the embodiments is typically a heat-cured epoxy, for example, NCA (non conductive adhesive).
- NCA non conductive adhesive
- the selection of the adhesive must ensure that the adhesive used will adhere sufficiently to the conductor membrane, the circuit-board, and the component.
- One preferred property of the adhesive is a suitable thermal expansion coefficient, so that during the process the thermal expansion of the adhesive will not differ excessively from the thermal expansion of the surrounding material.
- the adhesive selected should also preferably have a short curing time of at most a few seconds. Within this time, the adhesive should harden at least partly to an extent that will allow the adhesive to hold the component in place. The final hardening can take a clearly longer time and indeed the final curing can be planned to occur in connection with the later process stages.
- the adhesive should also withstand the process temperatures used, for example, heating to a temperature of 100 - 265 °C a few times, as well as other stresses, for example, chemical and mechanical stress, in the manufacturing process.
- the electrical conductivity of the adhesive should preferably be of the same order as that of the insulating materials.
- Stage B can be modified in such a way that the adhesive layer 5 is spread on the connector surfaces of the components 6, instead of on the connector areas of the conductor layer 4. This can be performed, for example, in such a way that the component is dipped in adhesive before it is assembled in place in the electronics module. It is also possible to proceed by spreading the adhesive on both the connector areas of the conductor layer 4 and on the connector surfaces of the components 6.
- the adhesive used is thus an electrical insulator, so that electrical contacts between the contacting terminals of the component 6 do not arise in the adhesive layer 5 itself.
- stage C the components 6 are set in place in the electronics module. This can be done, for example, by using the aid of an assembly machine to press the components 6 into the adhesive layer 5.
- the through-holes 3 made for alignment, or other available alignment marks are used to align the component 6.
- the components 6 can be glued singly, or in suitable groups.
- the typical procedure is for the conductor layer, which can be referred to as the bottom of the installation base, to be brought to a suitable position relative to the assembly machine, after which the component 6 is aligned and pressed onto the bottom of the installation base, which is held stationary during alignment and attachment.
- the components 6 are preferably assembled on the installation base in such a way that the contact surfaces of their contact terminals 7 come close to the surface of the component 6 side of the conducting layer 4 (or to holes 2 that may have been made in it).
- the contact terminals 7 are assembled essentially in direct contact with the conductor layer 4. In the embodiment show in Figure 3, a thin layer of adhesive is left between the contact terminals 7 and the conductor layer 4.
- an insulating-material layer 1 in which there are ready-made holes 2 or recesses for the components 6 glued to the conductor layer 4, is placed on top of the conductor layer 4.
- the insulating-material layer 1 can be manufactured from a suitable polymer base, in which holes or recesses, selected according to the size and position of the components 6, are manufactured using some suitable method.
- the polymer base can be, for example, a pre-preg base, which is known and widely used in the circuit-board industry, which is made from a glass-fibre mat and so-called b-state epoxy. It is best to perform stage D only after the adhesive layer 5 has been cured, or otherwise hardened sufficiently for the components 6 to remain in place while the insulating-material layer 1 is set in place.
- an unpatterned insulating-material layer 11 is set on top of the insulating-material layer 1 and then a conductor layer 9 is set on top of it.
- the insulating-material layer 11 can be manufactured from a suitable polymer membrane, for example, from the aforementioned pre-preg base.
- the conductor layer 9 can be, for example, copper foil, or some other membrane suitable for the purpose.
- the insulating material layer 11 is preferably thin, so that the distance between the contact terminals 7' and the conductor layer 9 will not become great, in which case the making, at a later stage, of holes 17 through the insulating material layer and the arranged of the conductor material will be facilitated.
- the thickness of the layer remaining between the contact terminals 7 and the conductor layer 4, and the contact terminals 7' and the conductor layer 9 is less that the diameter of the holes made in it, generally being less than 50 ⁇ m, typically less than 30 ⁇ m, and even less than 20 ⁇ m. If the depth of the holes is substantially greater than their diameter, it is more difficult to manufacture holes, and thus vias, of good quality.
- the contact terminals T of the component 6' come in stage E essentially in contact with the conductor layer 9, so that the making of a good electrical contact between the contact terminals and the conductor layer is further facilitated.
- the insulating layer 11 can be entirely omitted.
- stage F the layers 1 and 9, as well as the layer 11 that may possibly remain between them, are pressed with the aid of heat and pressure, in such a way that the polymer (in the layers 1 and 11) forms a unified, tight, and durable layer, which protects the components well, around the components 6 between the conductor layers 4 and 9.
- This procedure makes the second conductor layer 9 quite even and flat.
- the method can, however, also be applied to the manufacture of electronics modules that are not flat.
- stage G the support base 12 is detached or otherwise removed from the structure.
- the removal can take place, for example, mechanically or by etching.
- stage G can be omitted in embodiments in which a support base 12 is not used.
- the base is thus essentially the same on both sides.
- holes 17 are made for the contacting vias.
- the holes 17 are made in both sides of the base, through the conductor layers 4 and 9 and, if necessary, through the adhesive layer 5, in such a way as to reveal the material of the contact terminals 7 and T of the components 6. If contacting holes 2 have been made in the conductor layer 4 in stage A and the conductor material of the contact terminals 7 is bare, it will not be essentially to make holes 17 on this side of the base.
- the holes 17 can be made, for example, by drilling with the aid of a laser.
- the holes 17 can be aligned, for example, with the aid of the holes 3 or 2.
- contact holes 2 have been made in the conductor layer 4 in an earlier stage, in this stage it will only be necessary to open the holes, in such a way that the contact surfaces of the contact terminals 7 are revealed. After this, the holes 2 are shown merged with the holes 17.
- stage H it is also possible to make holes 23 for the vias extending through the entire insulating material layer 1.
- holes 23 for the vias can be made at desired location in the base, always depending on the conductor patterning that will be implemented at a later stage.
- the desired electrical connection is made by the components 6 and there will be no need to make vias 23.
- the desired electrical connection can also mean that there is no electrical contact and 'both sides' of the electronics module operate separately. This can be the case, for example, if the microcircuit 6 being embedded contains two semiconductor chips that are not connected to each other.
- the holes 23 can be used in the following stages as alignment markings, in addition to the alignment holes 3 and holes 17. This is advantageous, as the holes 23 extend through the entire base structure, so that they defined the relative positions of the upper and lower surface of the base and can be used quite as well on the lower as on the upper surface of the base.
- stage I conductor material 18 is grown in the holes 17 and possible holes 23 made in stage H, in order to create vias.
- the conductor material is grown at the same time also elsewhere on top of the base, thus increasing the thickness of the insulating layers 4 and 9 too.
- the conductor material 18 to be grown can be, for example, copper, or some other sufficiently electrically conductive material.
- the selection of the conductor material 18 takes into account the ability of the material to form an electrical contact with the material of the contact protrusions 7 and 7 of the component 6.
- the conductor material 18 is mainly copper.
- the copper metallizing can be performed by depositing a thin layer of chemical copper in the holes 17 and 23 and then continuing plating using an electrochemical copper-growing method. Chemical copper is used, for example, because it will also form a deposit on top of the adhesive and act as an electrical conductor in electrochemical plating. The metal can thus be grown using a wet-chemical method, so that the growing is cheap.
- the vias 17 are first of all cleaned using a three-stage desmear process. After this, the vias are metallized, in such a way that first a polymer catalyzing SnPd coating is formed, after which a thin layer (about 0.5 ⁇ m) of chemical copper is deposited on the surface. The thickness of the copper is increased by electrochemical deposition.
- Stage I is intended to form an electrical contact between the component 6 and the conductor layers 4 and/or 9 and possibly directly between the conductor layers 4 and 9. Thus, in stage I it is not essential to increase the thickness of the conductor layers 4 and 9, but instead the process can equally well be designed so that in stage I the holes 17 and 23 are only filled.
- the conductor layer 18 can be manufactured, for example, by filling the holes 17 with an electrically conductive paste, or by using some other suitable microvia metallizing method.
- the conductor layer 18 is shown merged with the conductor layers 4 and 9.
- Stage J ( Figure 10): In stage J, the desired conductor patterns 14 and 19 are made from the conductor layers 4 and 9 on the surfaces of the base.
- the conductor patterns 14 and 19 can be made by removing the conductor material of the conductor layer 4 and 9 from outside the conductor patterns.
- the conductor material can be removed, for example, using some of the patterning and etching methods that are widely used and well known in the circuit-board industry, for example, by etching.
- the electronics module After stage J, the electronics module includes a component 6, or several components 6, as well as conductor patterns 14 and 19, and possible electrical vias 23. With the aid of the conductor patterns 14 and 19 and the vias 23, the components 6 can be connected to an external circuit, or to each other. The preconditions then exist for manufacturing an operational totality. The process can thus be designed in such a way that the electronics module is ready after stage J and Figure 12 indeed shows an example of one possible electronics module consisting of two component layers.
- the process can also continue after stage J, for example, by coating the electronics module with a protective agent, or by manufacturing additional conductor pattern layers on the first and/or second surface of the electronics module. It is also possible to stack several such electronics modules and thus form modules with several layers, as is described, for example in the same applicant's earlier publications WO 03/065778 and WO 03/065779. Sub-modules of the multi-layer electronics module (the bases 1 with their components 6 and conductors 14 and 19) can be manufactured, for example, using one of the electronic-module manufacturing methods described above.
- Some, or all of the sub-modules to be attached to the layered structure can, of course, be manufactured quite as well using some other method suitable for the purpose.
- essentially the same conductor patterns can be made on both surface of the module, so that two or more such modules can be placed on top of each other so that their conductor patterns lie next to each other.
- the contact patterns can consist of conductor structures 14 and 19 arranged directly on top of the insulating material.
- the advantage of this embodiment is that some method known in the field can be used to form electrical contact between the contact patterns.
- electronics modules the operationally of which is improved by increasing their dimension by layering in the direction at right angles to the surface of the base.
- the electronics modules that are placed on top of each other can even be very different operationally. Externally they need not be completely similar, instead one or more of the components smaller units, the contact patterns of which coincide with the contact pattern of a large base at some specific point in the base, can be connected on top of the larger base.
- 03/065779 disclose methods for embedding a component in a base, in which the insulating material layer is put on top of a ready patterned conductor layer, before the components are attached.
- the characteristic features of the method disclosed in the publication WO 04/089048, for example, can be applied to the present invention.
- the invention can also be applied in connection with the method and electronics modules disclosed in the same applicant's international patent applications, which are still unpublished at the moment of making the present application.
- An example that can be given of such a method is the method disclosed in our application FI 20031341, in which manufactured is commenced from an insulating sheet surfaced with a conductor layer on at least one side. A recess is made in the insulation, which opens onto one surface of the sheet, but does not penetrate the conductor layer on the opposite side of the sheet.
- the component is attached to the recess and electrical contacts are formed between the conductor layer and the contact areas, or contact bumps of the component.
- thermal vias through which heat is conducted away from the components, are formed in the vicinity of the components, on one or other side of the base.
- thermal vias can be created, for example, in the areas between the contact terminals 7 and/or 7, in such a way that they extend to close to the body of the component, or even onto it.
- a technique is also described, in which such thermal vias are used to form, for example, a ground contact between the component and the conductor structure 4 or 9.
- At least one thermal via is arranged in the insulating- material layer, which can be on either of the sides of the base, which can form an electrical contact directly between the body material of the component, for example, with a semiconductor material, and the conductor structures of the first or second surface of the insulating material layer, for example, in order to form a ground contact.
- the surface of the component then acts as one contact terminal.
- the contacts, also the ground contact are formed, however, through the actual contact terminals in the component.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0621918A GB2429848B (en) | 2004-04-27 | 2005-04-27 | Electronics module and method for manufacturing the same |
US11/587,586 US7719851B2 (en) | 2004-04-27 | 2005-04-27 | Electronics module and method for manufacturing the same |
CN2005800133303A CN101027948B (en) | 2004-04-27 | 2005-04-27 | Electronics module and method for manufacturing the same |
JP2007510062A JP5064210B2 (en) | 2004-04-27 | 2005-04-27 | Electronic module and manufacturing method thereof |
DE112005000952T DE112005000952T5 (en) | 2004-04-27 | 2005-04-27 | Electronic module and method of making the same |
US12/773,628 US8351214B2 (en) | 2004-04-27 | 2010-05-04 | Electronics module comprising an embedded microcircuit |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20040592A FI20040592A (en) | 2004-04-27 | 2004-04-27 | Conducting heat from an inserted component |
FI20040592 | 2004-04-27 | ||
FI20041680A FI20041680A (en) | 2004-04-27 | 2004-12-29 | Electronics module and method for its manufacture |
FI20041680 | 2004-12-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005104636A1 true WO2005104636A1 (en) | 2005-11-03 |
Family
ID=33553923
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FI2005/000200 WO2005104636A1 (en) | 2004-04-27 | 2005-04-27 | Electronics module and method for manufacturing the same |
Country Status (7)
Country | Link |
---|---|
US (2) | US7719851B2 (en) |
JP (1) | JP5064210B2 (en) |
CN (1) | CN101027948B (en) |
DE (1) | DE112005000952T5 (en) |
FI (1) | FI20041680A (en) |
GB (1) | GB2429848B (en) |
WO (1) | WO2005104636A1 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010048653A2 (en) | 2008-10-30 | 2010-05-06 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
EP2239767A1 (en) | 2009-04-08 | 2010-10-13 | Nxp B.V. | Package for a semiconductor die and method of making the same |
WO2011043849A1 (en) * | 2009-10-09 | 2011-04-14 | Ui Technologies, Inc. | Space saving circuit board |
US8124449B2 (en) | 2008-12-02 | 2012-02-28 | Infineon Technologies Ag | Device including a semiconductor chip and metal foils |
US8264085B2 (en) | 2008-05-05 | 2012-09-11 | Infineon Technologies Ag | Semiconductor device package interconnections |
WO2014005167A1 (en) * | 2012-07-02 | 2014-01-09 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for embedding at least one component into a printed circuit board |
EP2999319A4 (en) * | 2013-05-14 | 2017-01-25 | Meiko Electronics Co., Ltd. | Method for manufacturing component-embedded substrate, and component-embedded substrate |
US9635756B2 (en) | 2012-09-21 | 2017-04-25 | Tdk Corporation | Circuit board incorporating semiconductor IC and manufacturing method thereof |
US10187997B2 (en) | 2014-02-27 | 2019-01-22 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
AT516639A3 (en) * | 2014-12-15 | 2019-02-15 | Ge Embedded Electronics Oy | Method for manufacturing an electronic module |
US10219384B2 (en) | 2013-11-27 | 2019-02-26 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Circuit board structure |
US10779413B2 (en) | 2013-12-12 | 2020-09-15 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method of embedding a component in a printed circuit board |
US11523520B2 (en) | 2014-02-27 | 2022-12-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
US11716816B2 (en) | 2003-09-18 | 2023-08-01 | Imberatek, Llc | Method for manufacturing an electronic module and electronic module |
US11792941B2 (en) | 2005-06-16 | 2023-10-17 | Imberatek, Llc | Circuit board structure and method for manufacturing a circuit board structure |
USRE49970E1 (en) | 2009-05-19 | 2024-05-14 | Imberatek, Llc | Manufacturing method and electronic module with new routing possibilities |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100856209B1 (en) * | 2007-05-04 | 2008-09-03 | 삼성전자주식회사 | Printed circuit board with embedded integrated circuit and method for fabricating thereof |
WO2009001621A1 (en) * | 2007-06-26 | 2008-12-31 | Murata Manufacturing Co., Ltd. | Manufacturing method for part built-in substrate |
KR101143837B1 (en) * | 2007-10-15 | 2012-07-12 | 삼성테크윈 주식회사 | Electronic chip embedded circuit board and method of manufacturing the same |
FI20095110A0 (en) | 2009-02-06 | 2009-02-06 | Imbera Electronics Oy | Electronic module with EMI protection |
CN102405524A (en) * | 2009-02-20 | 2012-04-04 | 国家半导体公司 | Integrated circuit micro-module |
US8525041B2 (en) * | 2009-02-20 | 2013-09-03 | Ibiden Co., Ltd. | Multilayer wiring board and method for manufacturing the same |
US8390083B2 (en) | 2009-09-04 | 2013-03-05 | Analog Devices, Inc. | System with recessed sensing or processing elements |
US8735735B2 (en) | 2010-07-23 | 2014-05-27 | Ge Embedded Electronics Oy | Electronic module with embedded jumper conductor |
US9407997B2 (en) | 2010-10-12 | 2016-08-02 | Invensense, Inc. | Microphone package with embedded ASIC |
WO2012057428A1 (en) * | 2010-10-25 | 2012-05-03 | 한국단자공업 주식회사 | Printed circuit board and substrate block for vehicle using same |
AT13055U1 (en) * | 2011-01-26 | 2013-05-15 | Austria Tech & System Tech | METHOD FOR INTEGRATING AN ELECTRONIC COMPONENT INTO A CONDUCTOR PLATE OR A PCB INTERMEDIATE PRODUCT AND PCB OR INTERMEDIATE CIRCUIT PRODUCT |
TWI446464B (en) * | 2011-05-20 | 2014-07-21 | Subtron Technology Co Ltd | Package structure and manufacturing method thereof |
KR101269903B1 (en) * | 2011-06-27 | 2013-05-31 | 주식회사 심텍 | Die stack package and method for fabricating the same |
EP2775808A4 (en) * | 2011-10-31 | 2015-05-27 | Meiko Electronics Co Ltd | Method for manufacturing substrate having built-in component, and substrate having built-in component manufactured using same |
US9155198B2 (en) | 2012-05-17 | 2015-10-06 | Eagantu Ltd. | Electronic module allowing fine tuning after assembly |
US9622352B2 (en) * | 2012-09-26 | 2017-04-11 | Meiko Electronics Co., Ltd. | Manufacturing method for component incorporated substrate and component incorporated substrate |
JP2014192354A (en) * | 2013-03-27 | 2014-10-06 | Nippon Mektron Ltd | Method for manufacturing component mounting printed-wiring board and component mounting printed-wiring board |
CN104576883B (en) | 2013-10-29 | 2018-11-16 | 普因特工程有限公司 | Chip installation array substrate and its manufacturing method |
GB2524791B (en) * | 2014-04-02 | 2018-10-03 | At & S Austria Tech & Systemtechnik Ag | Placement of component in circuit board intermediate product by flowable adhesive layer on carrier substrate |
TW201545614A (en) * | 2014-05-02 | 2015-12-01 | R&D Circuits Inc | A structure and method for preparing a housing to accept a component for an embedded component printed circuit board |
US9666558B2 (en) | 2015-06-29 | 2017-05-30 | Point Engineering Co., Ltd. | Substrate for mounting a chip and chip package using the substrate |
TWI612861B (en) * | 2016-09-02 | 2018-01-21 | 先豐通訊股份有限公司 | Circuit board structure with chip embedded therein and manufacturing method thereof |
US10743422B2 (en) | 2016-09-27 | 2020-08-11 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Embedding a component in a core on conductive foil |
CN109587974A (en) * | 2017-09-28 | 2019-04-05 | 宏启胜精密电子(秦皇岛)有限公司 | The manufacturing method of flexible circuit board and the flexible circuit board |
CN112312656B (en) * | 2019-07-30 | 2022-09-20 | 宏启胜精密电子(秦皇岛)有限公司 | Embedded circuit board and manufacturing method thereof |
EP3852132A1 (en) * | 2020-01-20 | 2021-07-21 | Infineon Technologies Austria AG | Additive manufacturing of a frontside or backside interconnect of a semiconductor die |
CN113286451B (en) * | 2021-05-24 | 2022-07-19 | 四川海英电子科技有限公司 | Manufacturing method of laminated blind guiding hole of HDI multilayer circuit board |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6038133A (en) * | 1997-11-25 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module and method for producing the same |
US20020011351A1 (en) * | 2000-06-14 | 2002-01-31 | Kouki Ogawa | Printed-wiring substrate and method for fabricating the same |
US6489685B2 (en) * | 2001-01-19 | 2002-12-03 | Matsushita Electric Industrial Co., Ltd. | Component built-in module and method of manufacturing the same |
US20040027813A1 (en) * | 2001-06-26 | 2004-02-12 | Intel Corporation. | Manufacturing methods for an electronic assembly with vertically connected capacitors |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0744320B2 (en) | 1989-10-20 | 1995-05-15 | 松下電器産業株式会社 | Resin circuit board and manufacturing method thereof |
US5353498A (en) | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
US5426263A (en) * | 1993-12-23 | 1995-06-20 | Motorola, Inc. | Electronic assembly having a double-sided leadless component |
US5487033A (en) * | 1994-06-28 | 1996-01-23 | Intel Corporation | Structure and method for low current programming of flash EEPROMS |
JP4606685B2 (en) * | 1997-11-25 | 2011-01-05 | パナソニック株式会社 | Module with built-in circuit components |
SE515856C2 (en) * | 1999-05-19 | 2001-10-22 | Ericsson Telefon Ab L M | Carrier for electronic components |
JP2001077483A (en) * | 1999-07-06 | 2001-03-23 | Ngk Spark Plug Co Ltd | Wiring substrate and manufacture thereof |
US6876554B1 (en) | 1999-09-02 | 2005-04-05 | Ibiden Co., Ltd. | Printing wiring board and method of producing the same and capacitor to be contained in printed wiring board |
US6284564B1 (en) | 1999-09-20 | 2001-09-04 | Lockheed Martin Corp. | HDI chip attachment method for reduced processing |
US6538210B2 (en) * | 1999-12-20 | 2003-03-25 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module, radio device having the same, and method for producing the same |
JP2001332866A (en) | 2000-05-24 | 2001-11-30 | Matsushita Electric Ind Co Ltd | Circuit board and method of production |
US6876072B1 (en) | 2000-10-13 | 2005-04-05 | Bridge Semiconductor Corporation | Semiconductor chip assembly with chip in substrate cavity |
TW532050B (en) * | 2000-11-09 | 2003-05-11 | Matsushita Electric Ind Co Ltd | Circuit board and method for manufacturing the same |
JP3553043B2 (en) * | 2001-01-19 | 2004-08-11 | 松下電器産業株式会社 | Component built-in module and manufacturing method thereof |
TW550997B (en) * | 2001-10-18 | 2003-09-01 | Matsushita Electric Ind Co Ltd | Module with built-in components and the manufacturing method thereof |
US6701614B2 (en) | 2002-02-15 | 2004-03-09 | Advanced Semiconductor Engineering Inc. | Method for making a build-up package of a semiconductor |
JP2003249763A (en) | 2002-02-25 | 2003-09-05 | Fujitsu Ltd | Multilayer interconnection board and manufacturing method thereof |
US6638133B1 (en) * | 2002-04-11 | 2003-10-28 | Ronnie Lynn Brancolino | Lady's hair accessory doll |
JP3602118B2 (en) * | 2002-11-08 | 2004-12-15 | 沖電気工業株式会社 | Semiconductor device |
FI115601B (en) | 2003-04-01 | 2005-05-31 | Imbera Electronics Oy | Method for manufacturing an electronic module and an electronic module |
US7720107B2 (en) * | 2003-06-16 | 2010-05-18 | Cisco Technology, Inc. | Aligning data in a wide, high-speed, source synchronous parallel link |
JP2005011837A (en) * | 2003-06-16 | 2005-01-13 | Nippon Micron Kk | Semiconductor device, substrate therefor, and its manufacturing method |
CN1577819A (en) * | 2003-07-09 | 2005-02-09 | 松下电器产业株式会社 | Circuit board with in-built electronic component and method for manufacturing the same |
JPWO2005010987A1 (en) | 2003-07-24 | 2006-09-14 | 松下電器産業株式会社 | Spherical semiconductor device embedded wiring board |
-
2004
- 2004-12-29 FI FI20041680A patent/FI20041680A/en not_active IP Right Cessation
-
2005
- 2005-04-27 WO PCT/FI2005/000200 patent/WO2005104636A1/en active Application Filing
- 2005-04-27 CN CN2005800133303A patent/CN101027948B/en active Active
- 2005-04-27 US US11/587,586 patent/US7719851B2/en active Active
- 2005-04-27 GB GB0621918A patent/GB2429848B/en active Active
- 2005-04-27 DE DE112005000952T patent/DE112005000952T5/en active Pending
- 2005-04-27 JP JP2007510062A patent/JP5064210B2/en active Active
-
2010
- 2010-05-04 US US12/773,628 patent/US8351214B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6038133A (en) * | 1997-11-25 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module and method for producing the same |
US20020011351A1 (en) * | 2000-06-14 | 2002-01-31 | Kouki Ogawa | Printed-wiring substrate and method for fabricating the same |
US6489685B2 (en) * | 2001-01-19 | 2002-12-03 | Matsushita Electric Industrial Co., Ltd. | Component built-in module and method of manufacturing the same |
US20040027813A1 (en) * | 2001-06-26 | 2004-02-12 | Intel Corporation. | Manufacturing methods for an electronic assembly with vertically connected capacitors |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11716816B2 (en) | 2003-09-18 | 2023-08-01 | Imberatek, Llc | Method for manufacturing an electronic module and electronic module |
US11792941B2 (en) | 2005-06-16 | 2023-10-17 | Imberatek, Llc | Circuit board structure and method for manufacturing a circuit board structure |
US8264085B2 (en) | 2008-05-05 | 2012-09-11 | Infineon Technologies Ag | Semiconductor device package interconnections |
US8669175B2 (en) | 2008-05-05 | 2014-03-11 | Infineon Technologies Ag | Semiconductor device and manufacturing of the semiconductor device |
WO2010048653A3 (en) * | 2008-10-30 | 2011-03-03 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
US8914974B2 (en) | 2008-10-30 | 2014-12-23 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
WO2010048653A2 (en) | 2008-10-30 | 2010-05-06 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for integrating an electronic component into a printed circuit board |
US8124449B2 (en) | 2008-12-02 | 2012-02-28 | Infineon Technologies Ag | Device including a semiconductor chip and metal foils |
US8680668B2 (en) | 2008-12-02 | 2014-03-25 | Infineon Technologies Ag | Device including a semiconductor chip and metal foils |
EP2239767A1 (en) | 2009-04-08 | 2010-10-13 | Nxp B.V. | Package for a semiconductor die and method of making the same |
USRE49970E1 (en) | 2009-05-19 | 2024-05-14 | Imberatek, Llc | Manufacturing method and electronic module with new routing possibilities |
WO2011043849A1 (en) * | 2009-10-09 | 2011-04-14 | Ui Technologies, Inc. | Space saving circuit board |
WO2014005167A1 (en) * | 2012-07-02 | 2014-01-09 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for embedding at least one component into a printed circuit board |
US9635756B2 (en) | 2012-09-21 | 2017-04-25 | Tdk Corporation | Circuit board incorporating semiconductor IC and manufacturing method thereof |
EP2999319A4 (en) * | 2013-05-14 | 2017-01-25 | Meiko Electronics Co., Ltd. | Method for manufacturing component-embedded substrate, and component-embedded substrate |
US9793218B2 (en) | 2013-05-14 | 2017-10-17 | Meiko Electronics Co., Ltd. | Method for manufacturing device embedded substrate, and device embedded substrate |
US10219384B2 (en) | 2013-11-27 | 2019-02-26 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Circuit board structure |
US11172576B2 (en) | 2013-11-27 | 2021-11-09 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for producing a printed circuit board structure |
US10779413B2 (en) | 2013-12-12 | 2020-09-15 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method of embedding a component in a printed circuit board |
US11523520B2 (en) | 2014-02-27 | 2022-12-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
US10187997B2 (en) | 2014-02-27 | 2019-01-22 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
AT516639B1 (en) * | 2014-12-15 | 2019-02-15 | Ge Embedded Electronics Oy | Method for manufacturing an electronic module |
AT516639A3 (en) * | 2014-12-15 | 2019-02-15 | Ge Embedded Electronics Oy | Method for manufacturing an electronic module |
Also Published As
Publication number | Publication date |
---|---|
FI20041680A0 (en) | 2004-12-29 |
JP5064210B2 (en) | 2012-10-31 |
FI20041680A (en) | 2005-10-28 |
US8351214B2 (en) | 2013-01-08 |
US20100214750A1 (en) | 2010-08-26 |
CN101027948B (en) | 2011-08-03 |
US7719851B2 (en) | 2010-05-18 |
GB2429848A (en) | 2007-03-07 |
CN101027948A (en) | 2007-08-29 |
DE112005000952T5 (en) | 2007-04-05 |
JP2007535157A (en) | 2007-11-29 |
GB2429848B (en) | 2008-01-30 |
GB0621918D0 (en) | 2006-12-27 |
US20080192450A1 (en) | 2008-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7719851B2 (en) | Electronics module and method for manufacturing the same | |
US11716816B2 (en) | Method for manufacturing an electronic module and electronic module | |
US8240032B2 (en) | Method for manufacturing an electronics module comprising a component electrically connected to a conductor-pattern layer | |
US8547701B2 (en) | Electronics module and method for manufacturing the same | |
US8076586B2 (en) | Heat conduction from an embedded component | |
US8062537B2 (en) | Method for manufacturing an electronics module | |
US7663215B2 (en) | Electronic module with a conductive-pattern layer and a method of manufacturing same | |
US7673387B2 (en) | Manufacture of a layer including a component | |
US8222723B2 (en) | Electric module having a conductive pattern layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DPEN | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2007510062 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120050009521 Country of ref document: DE Ref document number: 200580013330.3 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 0621918.2 Country of ref document: GB Ref document number: 0621918 Country of ref document: GB |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11587586 Country of ref document: US |
|
RET | De translation (de og part 6b) |
Ref document number: 112005000952 Country of ref document: DE Date of ref document: 20070405 Kind code of ref document: P |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112005000952 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |