WO2005083684A1 - Decoding scheme for variable block length signals - Google Patents
Decoding scheme for variable block length signals Download PDFInfo
- Publication number
- WO2005083684A1 WO2005083684A1 PCT/IB2005/050437 IB2005050437W WO2005083684A1 WO 2005083684 A1 WO2005083684 A1 WO 2005083684A1 IB 2005050437 W IB2005050437 W IB 2005050437W WO 2005083684 A1 WO2005083684 A1 WO 2005083684A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- block
- processing
- information
- decoding
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10L—SPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
- G10L19/00—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
- G10L19/04—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis using predictive techniques
- G10L19/16—Vocoder architecture
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10L—SPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
- G10L19/00—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
- G10L19/002—Dynamic bit allocation
Definitions
- the present invention relates to a decoding method and apparatus for decoding a data stream comprising a plurality of data blocks.
- the present invention relates to audio and/or video decoding schemes for media data streams with variable block lengths.
- Popularity of digital audio is steadily increasing. More and more people are using compressed digital audio for exchanging music and audio files over the Internet.
- DVD Digital versatile disc
- HDTV High Definition Television
- the Dolby Digital coding system also known as Dolby AC-3, which is the audio compression standard for DVDs and HDTV broadcast, significantly reduces the data rate of channel programs, e.g., from 6 Mb/s (6 channel, 20 bits, 48kHz), down to 384 kb/s, which corresponds to a reduction of 15 to 1.
- bit stream formats are composed of frame structures in which a frame is composed of several media blocks. These media blocks in turn contain their own parameters and data.
- Each media block has an explicit separator field added at the end of each media block. This helps in identifying the end of one media block with the start of another media block.
- each media block in bytes is forced to be fixed. Since each media block now has a fixed size, it can be jumped over this fixed number of bytes, so as to recognize the start of the next media block.
- An example of such a standard is the above Dolby AC-3 standard for DVD's and HDTV broadcast. In standards like this, the above two approaches cannot work. It is an object of the present invention to provide a decoding method and apparatus, by means of which parallel processing architectures can be implemented for media applications with variable block lengths without requiring separator fields. This object is achieved by a decoding apparatus as claimed in claim 1 and a method as claimed in claim 10.
- decoding requires less computation or processing due to the fact that decoding of the first data block can be proceeded, while the processing elements of the parallel architecture can already jump to the second data block using the block length obtained from the size determination, without waiting for the end of processing of the first data block.
- the size determination means may be adapted to generate a size information and to supply the size information to the separation means. The size information may then be used by the separation means to separate the first data block from the data stream.
- the processing of the size determination means may be an accumulation processing for accumulating a determined bit number of predetermined portions of the first data block.
- the plurality of data blocks may be audio blocks of a media application frame, such as an AC-3 frame, and the predetermined portions may be mantissa portions.
- the length of the data blocks can be successively obtained during a preliminary parsing or decoding operation the data stream.
- the determined number of bits may be obtained from a bit allocation processing.
- This bit allocation processing may be based on at least one psychoacoustic model, wherein power spectral densities are compared with masking curves in order to reveal said bit number.
- the parallel processing means may be arranged to parse bit stream information of a first frame of the data stream and then to jump to the start of a subsequent second frame, without waiting for the end of parsing of a side information of audio blocks provided in the first frame. In this way, parsing and decoding of the bit stream information of the second frame can be started before the end of parsing of the audio block, to thereby increase concurrency.
- the separation means may be arranged to unpack the side information of a first audio block, then parse and send an exponent information to a first processing unit of the parallel processing means, a bit allocation information to a second processing unit of the parallel processing means, and a mantissa block to a third processing unit of the parallel processing means, and then jump to a second audio block.
- information is just parsed and sent to the respective processes without waiting for the processes to get finished before jumping to the next audio block of the block sequence.
- Fig. 1 shows a typical bit stream structure of a frame of a media application to which the present invention can be applied
- Fig. 2 shows a schematic block diagram of a two-step decoding scheme according to the present invention
- Fig. 3 shows a schematic flow diagram of a typical Dolby Digital decoding scheme
- Fig. 4 shows a schematic functional diagram of a Dolby Digital decoding process according to the preferred embodiment.
- Dolby AC-3 Digital decoder
- Dolby AC-3 is a flexible audio data compression technology capable of encoding a range of audio channel formats into a low rate bit stream.
- the genesis of the AC-3 technology came from a desire to provide superior multi-channel sound localization for High Definition Television (HDTV).
- HDTV High Definition Television
- the goal was to have coded audio, which is usable by as wide an audience as possible.
- the potential audience may range from patrons of a commercial cinema or home theatre enthusiasts who wish to enjoy the full sound experience, to the occupant of a quiet hotel room listening to a mono TV set at low volume who nevertheless wishes to hear all of the program content.
- the Dolby AC-3 standard accepts PCM (Pulse Code Modulation) audio as its input and produces an encoded bit stream.
- the first step in the encoding process is to transform the representation of audio from a sequence of PCM time samples into a sequence of blocks of frequency coefficients. Overlapping blocks of 512 time samples are multiplied by a time window and transformed into the frequency domain. Due to the overlapping blocks, each PCM input sample is represented in two sequential transformed blocks. The frequency domain representation may then be decimated by a factor of two so that each block contains 256 frequency coefficients. In the event of transient signals, improved performance is achieved by using a block-switching technique, in which two 256-point transforms are computed in place of the 512-point transform.
- a floating-point conversion process breaks the transform coefficients into exponent/mantissa pairs.
- the mantissas are then quantized with a variable number of bits, based on a parametric bit allocation model.
- the spectral envelop (exponents) and the coarsely quantized mantissas for 6 audio blocks (1536 audio samples) are formatted into an AC-3 frame.
- Fig. 1 shows a schematic structure of a typical frame F of a media application, such as AC-3.
- the bit stream is a sequence of such frames.
- each of the frames consists of a plurality of media blocks MBO-MBn, e.g., audio blocks in the case of an AC-3 frame.
- Each media block in turn consists of media block parameters MBP and media block data MBD.
- each frame F may comprise a synchronization word or pattern SYNC, an error correction code (cyclic redundancy code) CRC#1, a bit stream information BSI, and an auxiliary information AUX.
- the media block data MBD comprises packed exponents and a mantissa block. To improve parallelism in the decoding process it is desirable to provide a parsing or decoding routine adapted to skip the mantissa block, whose decoding is computation heavy, and to start parsing or decoding the next audio block.
- Fig. 2 shows a schematic block diagram indicating the decoding process or scheme according to the preferred embodiment.
- the size of a media block e.g.
- mantissa block is calculated or determined by a size determination function or unit 102 from an input bit stream BS comprising e.g. PCM data.
- a corresponding size information SI is generated and forwarded to a separation function or unit 104.
- the size information SI is then used to cut the media blocks from the rest of the bit stream and to supply the separated media blocks to selected ones of a plurality of decoding processing functions or units 20-1 to 20-n of a second stage 20.
- at least partial parallel decoding of the extracted media blocks is performed in the selected decoding processing units 20-1 to 20-n.
- the decoded media bocks DMB are then combined to a single data stream or directly supplied in parallel to the output of the second stage 20.
- Fig. 3 shows a schematic flow diagram of a typical AC-3 decoding procedure.
- step 1 a bit stream is typically input from a transmission or storage system.
- step 2 is provided to establish frame alignment. This involves finding the AC-3 synchronization word SYNC, and then confirming that the CRC error detection words indicate no errors.
- step 3 side information such as sampling rate, frame sizes, bit rate, number of channels, information related to audio like language codes, copyrights etc., is unpacked, wherein the bit stream information BSI appears once every frame and side information of audio blocks appears once per audio block, e.g., 6 times per frame.
- exponents are delivered in the bit stream in encoded form.
- exponents are decoded and sent to a bit allocation routine executed in step 5.
- the bit allocation step comprises computations based on psychoacoustic models, where power spectral densities of the audio are compared with masking curves. These computations reveal how many bit are allocated to each mantissa. As explained later in connection with the preferred embodiment, the obtained bit allocation number can be used to determine or calculate the size of the mantissa blocks. Coarsely quantized mantissas make up the bulk of the AC-3 data stream. The mantissa data is unpacked in step 6 by peeling off or extracting groups of bits as indicated by the bit allocation routine.
- step 1 The individual blocks of time samples are windowed in step 1 1, and adjacent blocks are overlapped and added together to reconstruct the final continuous time domain PCM audio signal.
- the number of channels in the stream might not match with the number of speakers at user premises.
- downmixing as indicated in step 12 is required to mix the channels in the stream such that they can be reproduced on the number of speakers at the user's premises.
- step 13 the PCM output is typically written to buffers at the sampling rate or in a form suitable for interconnection to digital to analog converters (DAC), or in any other form. It is noted that the sequence of steps shown in Fig. 3 is just one of a plurality of possible ways of decoding an AC-3 audio stream.
- the downmixing in step 12 can be done either in time domain or in frequency domain, as it is a linear operation.
- the flow diagram of Fig. 3 has hidden loops inside it. Steps 1, 2, 11, 12 and 13 work on frame basis, while steps 3 - 10 iterate on audio block basis.
- a typical decoding sequence for a frame F would mean executing steps 1 and 2 once per frame F then repeating steps 3-10 for the number of media blocks MB, e.g. 6 audio blocks for the AC-3 frame, of a frame and then executing steps 1 1 - 13 on a frame basis. It also means that steps 3 - 10 are to be executed serially.
- Fig. 4 shows a functional process model of an AC-3 decoder scheme according to the preferred embodiment. The model is based on a collection of processes connected to each other via first-in-first-out memories (fifos), shift register memories or the like. Processes and fifos are connected via ports of the processes.
- fifos first-in-first-out memories
- a technique is presented to extract parallelism from the inherently sequential AC-3 decoding algorithm shown in Fig. 3.
- Fig. 4 shows a technique to extract parallelism from the inherently sequential AC-3 decoding algorithm shown in Fig. 3.
- Fig. 4 does not show all the details of the process. For example, it does not show ports and fork processes. As already mentioned, ports are used to connect processes to fifos. Fork processes are required to duplicate tokens. This can happen when for a token, there is one producer and multiple consumers. All that a fork process does is read a token from its input fifo and write copies of it on multiple output fifos. While communicating tokens between processes via fifos, tokens represent values instead of references to the values.
- bit stream information (BSI) is decoded or parsed, which appears once per frame in the header of the frame.
- the side information of the first audio block is parsed or decoded.
- step 3 would first have to finish parsing or decoding the side information of all audio blocks.
- it is therefore proposed to parse or decode the BSI of the first frame and then jump to the start of the next frame. In this way, parsing or decoding of the BSI of second frame can be started without waiting for the end of parsing of the audio blocks of first frame.
- each of the AC-3 frames consists of six audio blocks.
- Each audio block in turn consists of parameters, packed exponents and a mantissa block. Hence, as already mentioned, it is desired to skip the mantissa block and start parsing the next audio block.
- process 4 of Fig. 4 (unpack audio side information) first unpacks the side information of the first audio block, then parses and sends encoded exponents to process 5 (decode exponents), parses and sends bit allocation data to process 6 (bit allocation), parses and sends compressed mantissa block to process 7 (decode mantissa), and then repeats this procedure again for the second audio block.
- process 6 determines how many bits should be stripped from the mantissa block, for the first mantissa. It stores this information in a variable called bit allocation pointer (BAP). The BAP is then used by process 7 to strip bits from the compressed mantissa block for the first mantissa. This mantissa is decoded and stored in an array for further processing.
- BAP bit allocation pointer
- the BAP for the second mantissa is calculated to be used by process 7 to strip bits from the compressed mantissa block of the bit stream.
- This process of finding or obtaining the BAP and then using it to strip bits from the bit stream is repeated for all mantissas of all channels that are present in the first audio block.
- the parsing or decoding of the second audio block or next audio block in sequence can proceed. However, if all the BAPs of the first audio block were summed up, then this sum would represent the size of compressed mantissa block of the first audio block.
- the first stage 10 of Fig. 2 corresponds to process 4 of Fig. 4, while the second stage 20 of Fig. 2 basically corresponds to processes 5 to 7.
- a two-step decoding approach is proposed, where the size of a media block is first calculated or determined based on a subset of the information from the bit-stream. This size information defines the number of bytes or length of the media block. The size information is then used to chop-off or extract the first media block from the following second media block and rest of the bit-stream. This step requires less computation or processing than the actual decoding step.
- Normal decoding of the first media block can then proceed, while the processing elements of the parallel architecture can already jump to the second media block using the size information obtained in the first step, without waiting for the end of processing of the first media block. In this way, decoding times get reduced, as the underlying architecture is able to harness the parallelism by decoding multiple blocks at the same time.
- the present invention is not intended to be restricted to the above preferred AC-3 embodiment but can be implemented in any decoding apparatus or method, where variable length blocks are processed.
- any suitable subset of the bit-stream information may be used to calculate or derive the size of any kind of block, so as to enable at least partially concurrent or parallel processing of information provided in subsequent blocks.
- the preferred embodiments may thus vary within the scope of the attached claims.
Landscapes
- Engineering & Computer Science (AREA)
- Computational Linguistics (AREA)
- Signal Processing (AREA)
- Health & Medical Sciences (AREA)
- Audiology, Speech & Language Pathology (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Multimedia (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/590,190 US20070183507A1 (en) | 2004-02-19 | 2005-02-02 | Decoding scheme for variable block length signals |
| CN2005800052560A CN1922657B (zh) | 2004-02-19 | 2005-02-02 | 用于可变块尺寸信号的解码方案 |
| EP05702873A EP1719118A1 (en) | 2004-02-19 | 2005-02-02 | Decoding scheme for variable block length signals |
| JP2006553714A JP2007526687A (ja) | 2004-02-19 | 2005-02-02 | 可変ブロック長信号の復号化スキーム |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP04100664.4 | 2004-02-19 | ||
| EP04100664 | 2004-02-19 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2005083684A1 true WO2005083684A1 (en) | 2005-09-09 |
| WO2005083684B1 WO2005083684B1 (en) | 2005-12-01 |
Family
ID=34896092
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/IB2005/050437 Ceased WO2005083684A1 (en) | 2004-02-19 | 2005-02-02 | Decoding scheme for variable block length signals |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20070183507A1 (enExample) |
| EP (1) | EP1719118A1 (enExample) |
| JP (1) | JP2007526687A (enExample) |
| CN (1) | CN1922657B (enExample) |
| WO (1) | WO2005083684A1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101110955B (zh) * | 2006-07-19 | 2010-06-30 | 三星电子株式会社 | 用于恢复图像的设备和方法 |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8411734B2 (en) * | 2007-02-06 | 2013-04-02 | Microsoft Corporation | Scalable multi-thread video decoding |
| JP4792001B2 (ja) * | 2007-04-27 | 2011-10-12 | 株式会社東芝 | 動画像復号装置、放送受信装置、動画像復号方法 |
| US9648325B2 (en) | 2007-06-30 | 2017-05-09 | Microsoft Technology Licensing, Llc | Video decoding implementations for a graphics processing unit |
| US8265144B2 (en) * | 2007-06-30 | 2012-09-11 | Microsoft Corporation | Innovations in video decoder implementations |
| TWI443646B (zh) * | 2010-02-18 | 2014-07-01 | Dolby Lab Licensing Corp | 音訊解碼器及使用有效降混之解碼方法 |
| US8885729B2 (en) | 2010-12-13 | 2014-11-11 | Microsoft Corporation | Low-latency video decoding |
| US9706214B2 (en) | 2010-12-24 | 2017-07-11 | Microsoft Technology Licensing, Llc | Image and video decoding implementations |
| LT3691268T (lt) | 2011-06-30 | 2023-10-10 | Microsoft Technology Licensing, Llc | Delsos mažinimas vaizdo kodavimo ir dekodavimo metu |
| US8731067B2 (en) | 2011-08-31 | 2014-05-20 | Microsoft Corporation | Memory management for video decoding |
| US9819949B2 (en) | 2011-12-16 | 2017-11-14 | Microsoft Technology Licensing, Llc | Hardware-accelerated decoding of scalable video bitstreams |
| CN111479114B (zh) * | 2019-01-23 | 2022-07-22 | 华为技术有限公司 | 点云的编解码方法及装置 |
| CN114299972B (zh) * | 2021-12-30 | 2025-06-17 | 北京字跳网络技术有限公司 | 音频处理方法、装置、设备及存储介质 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5491480A (en) * | 1994-05-25 | 1996-02-13 | Industrial Technology Research Institute | Variable length decoder using serial and parallel processing |
| US5638069A (en) * | 1993-06-10 | 1997-06-10 | U.S. Philips Corporation | High throughput variable length decoder and apparatus comprising such decoder |
| US6081783A (en) * | 1997-11-14 | 2000-06-27 | Cirrus Logic, Inc. | Dual processor digital audio decoder with shared memory data transfer and task partitioning for decompressing compressed audio data, and systems and methods using the same |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0797753B2 (ja) * | 1989-01-24 | 1995-10-18 | 日本ビクター株式会社 | 符号化出力データ量の制御方式 |
| US5347478A (en) * | 1991-06-09 | 1994-09-13 | Yamaha Corporation | Method of and device for compressing and reproducing waveform data |
| JP3141450B2 (ja) * | 1991-09-30 | 2001-03-05 | ソニー株式会社 | オーディオ信号処理方法 |
| JP3310682B2 (ja) * | 1992-01-21 | 2002-08-05 | 日本ビクター株式会社 | 音響信号の符号化方法及び再生方法 |
| US5642437A (en) * | 1992-02-22 | 1997-06-24 | Texas Instruments Incorporated | System decoder circuit with temporary bit storage and method of operation |
| US5784277A (en) * | 1993-09-10 | 1998-07-21 | Rca Thomson Licensing Corporation | Real-time audio packet layer encoder |
| JP3580444B2 (ja) * | 1995-06-14 | 2004-10-20 | ソニー株式会社 | 信号伝送方法および装置、並びに信号再生方法 |
| US5647454A (en) * | 1995-06-19 | 1997-07-15 | Fehr; Daniel D. | Fast tract tree climbling apparatus |
| US5675332A (en) * | 1996-02-01 | 1997-10-07 | Samsung Electronics Co., Ltd. | Plural-step chunk-at-a-time decoder for variable-length codes of Huffman type |
| JPH10243399A (ja) * | 1997-02-25 | 1998-09-11 | Sharp Corp | 符号量制御装置及び該符号量制御装置を含む動画像符号化装置 |
| EP1055289B1 (en) * | 1998-02-12 | 2008-11-19 | STMicroelectronics Asia Pacific Pte Ltd. | A neural network based method for exponent coding in a transform coder for high quality audio |
| US6952677B1 (en) * | 1998-04-15 | 2005-10-04 | Stmicroelectronics Asia Pacific Pte Limited | Fast frame optimization in an audio encoder |
| CN1248194C (zh) * | 2001-11-14 | 2006-03-29 | 松下电器产业株式会社 | 编码装置、解码装置及其系统和方法 |
| CN101448162B (zh) * | 2001-12-17 | 2013-01-02 | 微软公司 | 处理视频图像的方法 |
| JP2004341430A (ja) * | 2003-05-19 | 2004-12-02 | Sony Corp | 再生装置および再生方法、記録媒体、並びにプログラム |
| US7640157B2 (en) * | 2003-09-26 | 2009-12-29 | Ittiam Systems (P) Ltd. | Systems and methods for low bit rate audio coders |
| WO2006014362A1 (en) * | 2004-07-02 | 2006-02-09 | Nielsen Media Research, Inc. | Methods and apparatus for mixing compressed digital bit streams |
| US7996216B2 (en) * | 2005-07-11 | 2011-08-09 | Lg Electronics Inc. | Apparatus and method of encoding and decoding audio signal |
-
2005
- 2005-02-02 CN CN2005800052560A patent/CN1922657B/zh not_active Expired - Fee Related
- 2005-02-02 JP JP2006553714A patent/JP2007526687A/ja not_active Withdrawn
- 2005-02-02 EP EP05702873A patent/EP1719118A1/en not_active Withdrawn
- 2005-02-02 US US10/590,190 patent/US20070183507A1/en not_active Abandoned
- 2005-02-02 WO PCT/IB2005/050437 patent/WO2005083684A1/en not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5638069A (en) * | 1993-06-10 | 1997-06-10 | U.S. Philips Corporation | High throughput variable length decoder and apparatus comprising such decoder |
| US5491480A (en) * | 1994-05-25 | 1996-02-13 | Industrial Technology Research Institute | Variable length decoder using serial and parallel processing |
| US6081783A (en) * | 1997-11-14 | 2000-06-27 | Cirrus Logic, Inc. | Dual processor digital audio decoder with shared memory data transfer and task partitioning for decompressing compressed audio data, and systems and methods using the same |
Non-Patent Citations (3)
| Title |
|---|
| SAKAMOTO H ET AL: "A DOLBY AC-3/MPEG1 AUDIO DECODER CORE SUITABLE FOR AUDIO/VISUAL SYSTEM INTEGRATION", PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS SYMPOSIUM, vol. CONF. 19, 5 May 1997 (1997-05-05) - 8 May 1997 (1997-05-08), SANTA CLARA, pages 241 - 244, XP000751482, ISBN: 0-7803-3670-4 * |
| STEVE VERNON: "DOLBY DIGITAL: AUDIO CODING FOR DIGITAL TELEVISION AND STORAGE APPLICATIONS", AES 17TH INTERNATIONAL CONFERENCE. HIGH QUALITY AUDIO CODING., 2 September 1999 (1999-09-02) - 5 September 1999 (1999-09-05), SIGNA, ITALY, pages 40 - 57, XP002331971 * |
| VERNON S: "DESIGN AND IMPLEMENTATION OF AC-3 CODERS", IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, IEEE INC. NEW YORK, US, vol. 41, no. 3, August 1995 (1995-08-01), pages 754 - 759, XP000539533, ISSN: 0098-3063 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101110955B (zh) * | 2006-07-19 | 2010-06-30 | 三星电子株式会社 | 用于恢复图像的设备和方法 |
| US9191678B2 (en) | 2006-07-19 | 2015-11-17 | Samsung Electronics Co., Ltd. | Apparatus and method of restoring image |
| US10225568B2 (en) | 2006-07-19 | 2019-03-05 | Samsung Electronics Co., Ltd. | Apparatus and method of restoring image |
Also Published As
| Publication number | Publication date |
|---|---|
| EP1719118A1 (en) | 2006-11-08 |
| CN1922657B (zh) | 2012-04-25 |
| JP2007526687A (ja) | 2007-09-13 |
| CN1922657A (zh) | 2007-02-28 |
| US20070183507A1 (en) | 2007-08-09 |
| WO2005083684B1 (en) | 2005-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102595303B (zh) | 代码转换设备和方法以及用于解码多对象音频信号的方法 | |
| KR101629306B1 (ko) | 적응형 하이브리드 변환을 사용한 다채널 오디오 엔코딩된 비트 스트림들의 디코딩 | |
| CN102122509B (zh) | 多信道解码器和多信道解码方法 | |
| Vernon | Design and implementation of AC-3 coders | |
| KR101707125B1 (ko) | 효율적인 다운믹싱을 이용하는 오디오 디코더 및 디코딩 방법 | |
| EP1667110B1 (en) | Error reconstruction of streaming audio information | |
| EP2278582B1 (en) | A method and an apparatus for processing an audio signal | |
| US8065136B2 (en) | Multi-channel encoder | |
| US7613306B2 (en) | Audio encoder and audio decoder | |
| US20090210239A1 (en) | Method for Encoding and Decoding Object-Based Audio Signal and Apparatus Thereof | |
| WO2005036925A2 (en) | Compatible multi-channel coding/decoding | |
| JP2005157390A (ja) | 付加情報の挿入されたmpeg−4bsacオーディオビットストリームの符号化方法および復号化方法ならびに符号化装置および復号化装置 | |
| US20070183507A1 (en) | Decoding scheme for variable block length signals | |
| CN102365680A (zh) | 音频信号的编码和解码方法及其装置 | |
| WO2006022190A1 (ja) | オーディオエンコーダ | |
| EP1932239A1 (en) | Method and apparatus for encoding/decoding | |
| US20070121953A1 (en) | Audio decoding system and method | |
| KR20080010980A (ko) | 부호화/복호화 방법 및 장치. | |
| AU2004306509B2 (en) | Compatible multi-channel coding/decoding | |
| Truman et al. | Low-Latency Encoding for Consumer Applications | |
| HK1125750B (en) | Method and apparatus for encoding/decoding | |
| HK1111259B (en) | Device and method for producing a data flow and for producing a multi-channel representation | |
| HK1111259A1 (en) | Device and method for producing a data flow and for producing a multi-channel representation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| B | Later publication of amended claims |
Effective date: 20050830 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2005702873 Country of ref document: EP |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 10590190 Country of ref document: US Ref document number: 2007183507 Country of ref document: US Ref document number: 200580005256.0 Country of ref document: CN |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2006553714 Country of ref document: JP |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
| WWP | Wipo information: published in national office |
Ref document number: 2005702873 Country of ref document: EP |
|
| WWP | Wipo information: published in national office |
Ref document number: 10590190 Country of ref document: US |
|
| WWW | Wipo information: withdrawn in national office |
Ref document number: 2005702873 Country of ref document: EP |