WO2005083502A1 - 光クロック抽出装置及び方法 - Google Patents
光クロック抽出装置及び方法 Download PDFInfo
- Publication number
- WO2005083502A1 WO2005083502A1 PCT/JP2005/003292 JP2005003292W WO2005083502A1 WO 2005083502 A1 WO2005083502 A1 WO 2005083502A1 JP 2005003292 W JP2005003292 W JP 2005003292W WO 2005083502 A1 WO2005083502 A1 WO 2005083502A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- optical
- light
- semiconductor laser
- mode
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0075—Arrangements for synchronising receiver with transmitter with photonic or optical means
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/29—Repeaters
- H04B10/291—Repeaters in which processing or amplification is carried out without conversion of the main signal from optical form
- H04B10/299—Signal waveform processing, e.g. reshaping or retiming
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/06—Arrangements for controlling the laser output parameters, e.g. by operating on the active medium
- H01S5/0601—Arrangements for controlling the laser output parameters, e.g. by operating on the active medium comprising an absorbing region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/06—Arrangements for controlling the laser output parameters, e.g. by operating on the active medium
- H01S5/065—Mode locking; Mode suppression; Mode selection ; Self pulsating
- H01S5/0657—Mode locking, i.e. generation of pulses at a frequency corresponding to a roundtrip in the cavity
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/06—Arrangements for controlling the laser output parameters, e.g. by operating on the active medium
- H01S5/068—Stabilisation of laser output parameters
- H01S5/0683—Stabilisation of laser output parameters by monitoring the optical output parameters
- H01S5/06835—Stabilising during pulse modulation or generation
Definitions
- the present invention relates to a device that generates clock light used for optical communication, optical measurement, optical information signal processing, and the like.
- the present invention relates to an apparatus and a method for generating an optical clock reference signal with low phase noise, and a relative timing that is independent of the polarization of the optical signal and has small jitter when generating an optical timing pulse from the optical signal.
- the present invention relates to an optical clock extracting apparatus and method for generating or extracting an optical clock reference signal with low intensity noise (RIN) with high stability.
- RIN intensity noise
- Mode-locked semiconductor lasers are relatively easy and stable at 10-160GHz! Because it can generate a clock pulse train with a pulse width on the order of picoseconds at an extremely high repetition frequency, industrially important clock pulses such as optical communication light sources, optical signal processing light sources, and measurement light sources can be used.
- Light source is relatively easy and stable at 10-160GHz! Because it can generate a clock pulse train with a pulse width on the order of picoseconds at an extremely high repetition frequency, industrially important clock pulses such as optical communication light sources, optical signal processing light sources, and measurement light sources can be used.
- Light source is relatively easy and stable at 10-160GHz! Because it can generate a clock pulse train with a pulse width on the order of picoseconds at an extremely high repetition frequency.
- an MLLD When an MLLD is used as such a clock pulse light source, a method for establishing synchronization with an external reference signal source such as an optical signal or an electric signal and a method for stabilizing the clock light without depending on the external reference signal source are used. Techniques for shading and techniques for reducing phase noise in synchronized clock signals are important.
- jitter In MLLD, a phenomenon is seen in which the pulse repetition frequency fluctuates randomly. This is called jitter. Jitter is considered to occur because the length of the optical resonator fluctuates at random by determining the repetition frequency of the output optical pulse in the MLLD.
- the noise power generated in the region of the MLLD that has an optical amplification effect randomly fluctuates the carrier density and refractive index in the MLLD, and as a result, the effective optical cavity length changes randomly. it is conceivable that.
- a method for establishing synchronization between the clock light output from the MLLD and an external reference signal source, particularly an optical signal, and reducing the phase noise when the clock light is regenerated There are two methods: (1) an optical method that directly injects signal light into the MLLD and synchronizes it, that is, a method that uses optical injection locking, and (2) a method that converts an optical signal into an electrical signal once Techniques for taking time are well known.
- the former method is an all-optical method because the processing is performed with the optical signal as it is, and the latter method is an electric method because it is converted into an electric signal.
- FIG. 1A shows an example of a configuration based on light injection locking.
- an optical signal is injected into an MLLD 91 that passively generates an optical pulse, thereby forcibly modulating the saturable absorption region and gain region of the MLLD with the optical signal.
- This is a method of achieving synchronization in the output pulse light.
- a band-pass filter 92 is arranged at the output of the M LLD 91.
- the phase noise of the clock extraction light reproduced from the MLLD generally does not become better than the phase noise of the incident optical signal, and also strongly depends on the optical signal as an external signal source.
- phase noise strongly depends on the polarization state of the signal light incident on the MLLD.
- FIG. 1B shows an example of a configuration of a technique for once converting an optical signal into an electric signal and then achieving synchronization.
- a high-speed optical receiver 93 such as a high-speed PIN diode is used to convert an optical signal into an electric signal by the high-speed optical receiver 93, and then an electric phase-locked loop ( (PLL) for synchronization.
- PLL electric phase-locked loop
- the PLL includes a phase comparator 94 such as an electric mixer that can handle up to high frequencies, a loop filter 95, and a voltage controlled oscillator (VCO) 96 that generates a frequency signal as an electric signal corresponding to up to high frequencies. ing.
- the phase comparator 94 detects the frequency difference by comparing the phase of the electric signal obtained by converting the input optical signal by the high-speed optical receiver 93 with the signal from the VC096, and detects the signal corresponding to the phase difference. Is output.
- the signal corresponding to the phase difference is smoothed by the loop filter 95 and supplied to the VC096 as a control signal.
- the electric high-frequency signal output from the VC096 is fed back to the phase comparator 94 and is applied to the MLLD 98 via the high-frequency amplifier 97 so that the MLLD 98 can be directly modulated.
- the output frequency of the VC096 matches the frequency of the optical signal after being converted to an electrical signal, which allows the optical signal input to the high-speed receiver 93 and the MLLD9 Synchronization with the output clock light from 8 is established.
- the phase noise can be reduced by designing a loop filter constituting the PLL.
- the high-speed light receiver 93, the phase comparator 94, the loop filter 95, the VC096, and the high-frequency amplifier 97 constitute an electric control unit 99, that is, an electric high-frequency circuit.
- an optical clock extraction device of the PLL system using a high-frequency circuit such as an electric oscillator or a VCO
- technology for reducing phase noise for example, JB Georges et al., "Stable picosecond pulse generation at 46Griz by modelocking or a semiconductor laser operating in an optoelectronic phaselocked loop, Electronics Letters, Vol. 30, No. 1, pp. 69-71, JP-A-8-340154, H.
- Ono et al "Low jitter pulse train generation using a regeneratively mode-locked laser diode, "10th International Workshop on Femtosecond Technology, TP-5, pp. 154, Chiba, Japan, July 16-17, 2003.
- Patent Document 1 JP-A-2-183236
- Patent Document 2 JP-A-8-340154
- Non-patent literature 1 J. B. ueorges et al., Staole picosecond pulse generation at 46GHz by modelocking of a semiconductor laser operating in an optoelectronic phaselocked loop, Electronics Letters, Vol. 30, No. 1, pp. 69-71
- Non-Patent Document 2 H. Ono et al., "Low jitter pulse train generation using a
- An object of the present invention is to be able to reproduce clock light without depending on the polarization of signal light as a reference signal source, without requiring an electrical high-frequency circuit, and with low phase noise!
- An object is to provide an optical clock extraction device.
- Another object of the present invention is to be able to reproduce clock light without depending on the polarization of signal light as a reference signal source, without requiring an electrical high-frequency circuit, and with low phase noise. It is to provide a simple optical clock extraction method.
- An object of the present invention is to provide an optical clock extracting device for obtaining an optical pulse having an oscillation frequency synchronized with a reference frequency of an incident signal light, wherein the saturable absorption region having a phase modulation effect is provided.
- a mode-locked semiconductor laser (MLLD) that has a gain region and can change the oscillation frequency that generates optical pulses by the phase modulation effect based on the control voltage applied to the saturable absorption region;
- Feedback means, and is achieved by an optical clock extraction device that synchronizes the output light pulse of the MLLD with the signal light.
- Such an optical clock extracting apparatus of the present invention typically has an optical clock that directly injects at least a part of an optical pulse output from one output end face of the MLLD from the other end face of the MLLD.
- Self-feedback loop In the present invention, by providing such an optical self-feedback loop, the MLLD operates as an optical VCO, and the phase noise in the optical VCO output is reduced.
- Another object of the present invention is to provide a saturable absorption region and a gain region having a phase modulation effect, and an oscillation frequency for generating an optical pulse by a phase modulation effect by a control voltage applied to the saturable absorption region.
- This is an optical clock extraction method that synchronizes the oscillation frequency of the output light pulse of the MLLD force with the reference frequency of the incident signal light, and the reference frequency of the signal light and the oscillation frequency of the output light pulse.
- Obtaining a phase error signal by optically synchronously detecting the synchronization shift of the optical signal, and forming a phase locked loop by negatively feeding back the phase error signal to a region having a phase modulation effect, thereby forming an optical noise and an incident signal light. Synchronizing the optical clock.
- a phase-locked loop that does not require a high-frequency electric circuit such as an electric VCO can be constructed.
- a high-frequency electric circuit such as an electric VCO
- clock extraction can be performed without depending on the speed or polarization state of signal light.
- other signal processing such as an optical 3R repeater and an optical DEMUX can be simultaneously performed by the optical mixer as the phase comparator.
- a power using an optical gate switch that can operate at high speed is used as the optical mixer.
- an optical fiber type optical gate constructed with a polarization independent SOA or a polarization independent configuration is used. This is because the use of the switch enables phase comparison independent of the polarization state of the signal light.
- the synchronization holding range can be made larger than the fluctuation due to the polarization dependence of the optical mixer. Then, more stable clock extraction can be realized.
- the optical mixer is a high-speed optical gate switch, once synchronization is established, the optical mixer can perform signal processing at the optimal timing between the signal light and the clock light. Therefore, in addition to generating an error signal, the optical mixer is required to perform optical 3R regeneration processing and optical DEMUX processing. Can be used simultaneously for processing.
- an optical clock can be extracted by PLL control in multiple stages.
- FIG. 1A is a block diagram showing a configuration of a conventional optical clock extraction device using light injection locking, which extracts a clock light whose optical signal power is also synchronized therewith.
- FIG. 1B is a block diagram showing a configuration of a conventional optical clock extraction device using a PLL, which extracts a clock light that is also synchronized with the optical signal power.
- FIG. 2 is a diagram illustrating an optical clock extraction method based on the present invention for reducing phase noise in pulsed light using an optical VCO by an MLLD having a self-feedback loop.
- FIG. 3 is a block diagram illustrating an optical clock extraction device according to a first embodiment of the present invention.
- FIG. 4 is a graph showing an RF spectrum in an optical PLL operation for reducing phase noise in an optical VCO using an MLLD having a self-feedback loop, and an RF spectrum when the PLL operation is performed without self-feedback. .
- FIG. 6 is a graph showing an RF spectrum of a side band generated by a self-feedback loop.
- FIG. 7 is a block diagram illustrating an optical clock extraction device according to a second embodiment in which two MLLDs having different wavelengths are provided in a loop for suppressing sideband spectra.
- FIG. 8 is a block diagram illustrating a clock extraction device according to a third embodiment.
- FIG. 9A is a block diagram showing a configuration for suppressing a sideband spectrum using wavelength conversion by CW (continuous wave) light.
- FIG. 9B is a block diagram showing a configuration for suppressing a sideband spectrum by a supercontinuum using an optical fiber.
- FIG. 3 is a block diagram illustrating a configuration for controlling the power consumption.
- FIG. 10 is a block diagram showing a configuration in which a phase comparison function is provided to an optical gate unit of an optical 3R repeater in a fourth embodiment.
- FIG. 11 is a block diagram showing a configuration in which an electro-absorption modulator is used for a phase comparison unit in Embodiment 5.
- FIG. 12 is a block diagram showing a configuration in a case where PLL control is performed in multiple stages in Embodiment 6.
- FIG. 2 is a diagram illustrating an optical clock extraction method according to the present invention.
- phase noise at the optical VCO frequency is reduced by using an MLLD having a self-feedback loop configuration.
- a saturable absorption region and a gain region having a phase modulation effect are provided, and the oscillation frequency at which an optical pulse is generated is changed by the phase modulation effect by a control voltage applied to the saturable absorption region.
- the phase error signal is negatively fed back to the saturable absorption region of the MLLD to form a phase locked loop, and the optical pulse and the incident signal light are synchronized to form a clock. Perform the extraction.
- the oscillation frequency of the output light pulse corresponds to the repetition frequency of the light pulse train.
- the effective resonator length of the MLLD can be controlled via the carrier density. This makes it possible to control the repetition frequency of the MLLD, and the MLLD can be used as a voltage-Z current controlled oscillator (VCO) that outputs an optical signal.
- VCO voltage-Z current controlled oscillator
- the method of reducing the phase noise of the clock light from the MLLD that is, reducing the jitter, as shown in FIG.
- the optical loop system is constructed by taking out the part and re-injecting the light into the same MLLDIOO, and adopts a configuration in which the clock light self-feeds back.
- the optical signal portion is indicated by a thick line
- the electric signal portion is indicated by a thin line.
- the saturable MLLD is formed.
- the phase noise of the output clock light can be reduced, and the frequency accuracy of the clock light pulse train can be improved without applying a method of forcibly modulating by applying an electric high-frequency circuit.
- the external signal light and the reproduced clock light from the optical VCO using the MLLDIOO are connected to the semiconductor optical amplifier (
- the optical signal is input to the optical mixer 200 using a nonlinear effect such as SOA), and the phase of the external signal light is compared with the reference signal of the optical VCO.
- the optical beat signal generated by the optical mixer 200 is a signal corresponding to the phase difference between the external signal light and the reproduced clock light, and this signal is converted into an electric signal by the optical receiver 310 which has a strong force such as a PIN diode, and is converted into a loop signal.
- a clock light synchronized with the external signal light can be obtained by employing the configuration of the phase locked loop.
- a part that requires high-speed processing such as a phase comparison unit (mixer) and a voltage-controlled oscillator (VCO) is optically configured.
- a phase difference detection unit, an error amplifier, a loop filter, and a part for performing a sufficient process with a low-speed response on the order of MHz are electrically configured by an electric control unit 300 including a photodetector 310 and a loop filter 320.
- an electric control unit 300 including a photodetector 310 and a loop filter 320.
- an optical mixer using a polarization-independent SOA or the like is provided.
- an optical clock extraction device that does not depend on the polarization state of the external signal light can be realized.
- optical mixer can have the function of optical identification signal processing at the same time, the operation of optical phase comparison and the operation of optical signal processing such as optical 3R regeneration and optical DEMUX can be performed simultaneously. As a result, their operations can be further optimized.
- the electrical control unit is only a part that smoothes the signal corresponding to the phase difference with the loop filter, and has a relatively low-speed PIN diode photodetector and a band on the order of MHz. And a loop filter using an operational amplifier.
- the electrical control unit does not need to be a high frequency circuit, and this part can be configured as an integrated circuit (IC). Therefore, miniaturization, high integration, and low power consumption of the electric control unit can be achieved.
- the optical clock extraction device has a configuration in which components such as the MLLD, SOA, isolator, PIN, and IC circuit can be easily mounted on the PLC, so that the size can be reduced.
- the light intensity of the clock light pulse circling the optical loop is adjusted by an amplifier, an attenuator, and the like arranged in a configuration in which feedback is performed by the optical loop system.
- the timing can be adjusted by changing the optical loop length. This makes it possible to variably control the fundamental frequency of the clock light pulse train that also generates MLLD power, and also to control amplifiers and attenuators as PLL control circuits, thus realizing a multi-stage PLL control circuit. it can.
- Fig. 3 shows an optical clock extraction device that has an optical VCO using an MLLD with a self-feedback loop configuration and that reduces phase noise at the oscillation frequency of the optical VCO.
- the illustrated optical clock extraction device includes an optical mixer and a loop filter together with an optical VCO, and an optical PLL is configured by the optical mixer, the optical VCO, and the loop filter.
- the MLLD 1 used as an optical VCO has at least a gain region 2, a saturable absorption region 3, and a power structure. It is made.
- the gain region 2 and the saturable absorption region 3 are electrode-separated.
- a lens 4 and an isolator 5 are arranged close to each other on both end faces of the MLLD1. Then, in order to form an optical self-feedback loop for directly injecting a part of the optical pulse output from one output end face of the MLLD1 to the MLLD1 from the other end face, an optical waveguide 6 that externally connects both end faces is used. In the optical waveguide 6, an optical delay unit 7, an optical amplifier 8, and an optical attenuator 9 are inserted.
- the optical delay unit 7 is adjusted so that the timing at which the MLLD 1 generates an optical noise and the timing at which the optical north circulates the optical waveguide 6 and enters the other end face of the MLLD 1 are simultaneous. .
- the absorption saturation phenomenon occurring in the saturable absorption region 3 constituting the MLLD 1, that is, the optical gate operation is made steep, and the phase noise caused by the randomness of the absorption saturation in the saturable absorption region 3 when an optical pulse is generated. , The phase noise in the output clock light is reduced, and the frequency accuracy of the recovered clock light can be increased.
- an optical mixer MIX
- an optical attenuator ATT
- a noise detector 11 An error amplifier 12, a loop filter 13, and a voltage adder 14.
- MIX optical mixer
- ATT optical attenuator
- an error amplifier 12 a loop filter 13
- a voltage adder 14 In the optical mixer 10, a part of the recovered clock light extracted from the MLLD 1 and the external signal light enter the optical mixer 10, and the output light of the optical mixer 10 passes through the optical attenuator 9 to one of the balance detectors 11. And the balance detector 11 detects a frequency difference between the oscillation frequency of the MLLD1 that is the optical VCO and the reference frequency of the external signal light.
- a signal corresponding to the phase difference is amplified by the error amplifier 12, smoothed by the loop filter 13, and applied as a control voltage to the saturable region 3 of the MLLD 1, which is an optical VCO, by the voltage adder 14.
- the recovered clock light synchronized with the external signal light is obtained from the MLLD1.
- modulation according to the phase difference between the reference frequency of the external signal light and the oscillation frequency of the clock light from the MLLD 1 can be added to both the external signal light and the clock light.
- intensity modulation according to the phase difference between both the external signal light and the clock light can be added.
- Either one of these receiving the intensity modulation is output to a balance detector 11 having a low-speed frequency characteristic on the order of several MHz.
- the high-speed external signal light and clock light are output as DC voltage components, and the intensity modulation component is output as an error signal component. it can.
- FIG. 4 shows an RF VCO using an MLLD with a self-feedback loop configuration and an RF spectrum in an optical PLL operation when reducing phase noise at an oscillation frequency, and no self-feedback.
- the RF spectrum when the PLL is operated is shown.
- self-feed knock + optical PLL shows the spectrum when operating the optical PLL using self-feedback
- only photoelectric PLL shows the spectrum when self-feedback is not used. I have.
- the jitter component is reduced by using the self-feedback, a sharp spectrum peak is obtained.
- the jitter component is large without using the self-feedback, the spectrum peak spreads broadly.
- FIG. 5 shows a waveform observed by a sampling oscilloscope of the recovered clock light from the optical VCO using the MLLD having the above-described self-feedback loop configuration.
- the upper waveform 81 is a sampling waveform in the asynchronous state, that is, when the optical PLL operates, and the state is low.
- the middle waveform 82 is a sampling waveform when the PLL operation is performed without self feedback, and the lower waveform 81 is the lower waveform.
- Waveform 83 activates both the optical PLL and self-feedback.
- 7 shows a sampling waveform when the optical PLL is operated so as to reduce the phase noise.
- FIG. 6 shows an example of the RF spectrum of such a sideband, and shows a sideband generated by a self-feedback loop configuration. Sidebands occur because the wavelength corresponding to the frequency of the MLLD is the same as the wavelength corresponding to the frequency determined by the length of the self-feedback loop, so that a composite resonator is formed. In order to remove the side band, it is important to make the wavelength of the optical pulse output from the MLLD 1 different from the wavelength of the optical pulse circulating in the optical waveguide 6.
- FIG. 7 shows a configuration of an optical clock extracting apparatus according to the second embodiment, in which two MLLDs having different wavelengths are inserted in the same loop to suppress sideband spectrum. Is shown.
- two MLLDs 1 and MLLDs 100 having different wavelengths are provided in an optical loop, MLLD 1 is operated as an optical PLL, and a part of the output optical pulse is transmitted to the other MLLD 100.
- Light injection Since the MLLD 1 outputs an optical pulse with the same polarization, the MLLD 100 on the injection side stably performs light injection locking.
- the optical delay unit 7 is used so that the timing at which the clock light north is generated from the MLLD 1 and the timing at which the clock light pulse reaches the saturable absorption region of each MLLD around the optical waveguide are synchronized.
- the absorption saturation phenomenon gate operation
- phase noise caused by the randomness of absorption saturation is reduced.
- the wavelength of the optical pulse output from the MLLD 1 is reduced. Since the wavelength of the optical pulse that goes around the optical waveguide 6 and is again injected into the MLLD 1 is different, a synchronized optical pulse around which no sideband spectrum is generated can be created.
- MLLDs 1 and 100 output clock lights of different wavelengths.
- Such a configuration that can simultaneously obtain two different wavelengths of clock light is an optimal configuration for a clock light source used for optical signal processing that requires synchronized clock light of two wavelengths, such as an optical 3R repeater. is there.
- Example 2 In order to prevent only the optical pulse of a specific wavelength from resonating strongly, the method of Example 2 was used as a method for making the optical pulse output from the MLLD 1 different from the wavelength of the optical pulse circulating in the optical waveguide 6. In addition, a method of inserting the wavelength converter 16 into the waveguide 6 is also conceivable.
- the optical clock extraction device shown in FIG. 8 is the same as the one shown in FIG. 3, an optical filter 15 is provided near the output end face of the MLLD1, and a wavelength converter 16 is inserted into the optical waveguide 6. It is different in that it is.
- FIG. 9A shows a CW (continuous wave) light source 17 operating at a wavelength different from the oscillation wavelength of the MLLD 1 as the wavelength conversion unit 16 for suppressing the side mode spectrum, a reproduced clock light from the MLLD 1 and a CW light source 17.
- FIG. 2 shows a configuration having a wavelength conversion 18 to which continuous light is input.
- the wavelength converter 18 includes an EA (electroabsorption) modulator operating at high speed, an optical gate switch using an SOA, and the like, and is inserted into the optical waveguide 6.
- EA electroabsorption
- FIG. 9B shows a wavelength converter 16 using wavelength conversion by super continuum using an optical fiber.
- the spectrum of the clock light from the MLLD1 is expanded by the nonlinear effect of the optical amplifier 8 and the supercontinuum element (SC) 19 such as an optical fiber and a photonic crystal, and part of the spectrum is filtered by an optical filter. Wavelength conversion is performed by clipping at 15.
- the SC spectrum is the output spectrum from the supercontinuum element 19, and the seed corresponds to the spectral position of the clock light before magnification.
- the bandwidth of the optical filter 15 is widened and the optical pulse output from the wavelength conversion unit 16 is compressed so as to shorten the pulse width, the absorption of the MLLD is reduced. Since the sum phenomenon (gate operation) can be made steeper, phase noise caused by the randomness of absorption saturation can be further reduced.
- FIG. 9C shows the simplest configuration, in which a narrow band optical filter 15 cuts out a part of the optical spectrum from the clock light from the MLLD 1 so that the optical pulse of the MLLD 1 and the self-feedback loop can be obtained.
- a configuration in which the center wavelength and the band wavelength range of the circulating light pulse are different is called. With such a configuration, the composite resonance effect can be suppressed, and the same effect as when the wavelength is changed can be obtained.
- Example 4 Configuration in which the optical gate section of the optical 3R repeater has a phase comparison function
- the optical mixer includes, in addition to the SOA, for example, a polarization-separated symmetric Mach-Zehnder interferometer (hereinafter, referred to as PD-SMZ), a symmetric Mach-Zehnder interferometer (hereinafter, referred to as SMZ), and a nonlinear optical loop.
- PD-SMZ polarization-separated symmetric Mach-Zehnder interferometer
- SMZ symmetric Mach-Zehnder interferometer
- SMZ symmetric Mach-Zehnder interferometer
- nonlinear optical loop a nonlinear optical loop.
- High-speed optical switches such as mirrors (NOLM), terahertz optical asymmetric demultiplexers (TOAD), and transmissive cross-phase modulation (T XPM) can be used.
- optical gate switches such as PD—SMZ, SMZ, NOLM, TOAD, and T XPM can simultaneously perform optical signal processing such as optical 3R
- FIG. 10 shows a configuration in which the optical gate section of the optical 3R repeater has a phase comparison function.
- An example in which the optical clock extraction based on the present invention is applied to an optical 3R repeater using the PD-SMZ101 will be described with reference to FIG.
- the optical clock extracting unit has the same configuration as that described in the second embodiment, and generates two clock lights having different wavelengths and small phase noise.
- the PD-SMZ 101 includes a polarization controller 20, a calcite (polarizer) 21, an SOA (semiconductor optical amplifier) 22, an optical phase controller 23, and an optical filter 15.
- the clock light output from the MLLD 1 passes through the polarization controller 20, undergoes a time delay in the first calcite 21, is separated into two polarization states, and enters the SOA 22.
- the optical pulse of the signal light is adjusted to enter the SOA 22 so that it falls within the delay time, the clock optical pulse that has received the time delay among the two separated clock optical pulses that have entered the SOA 22 Only the phase is modulated. Further, the optical pulse whose phase has been modulated and the optical pulse which has not been phase-modulated are passed through the second calcite 21 to cancel the time delay caused by the first calcite 21. In this way two By generating interference between clock lights, a clock light that has been gated by a logic light can be obtained.
- the output light of the second calcite 21 reaches the optical filter 15 via the optical phase controller 23 and the polarization controller 20.
- the positive logic and the negative logic at this time are controlled by the polarization plane of the polarization controller 20.
- the interference condition of the PD-SMZ 101 may be adjusted so that only clock light that has been optically gated passes through the polarization controller 20 only when phase modulation occurs.
- the synchronization of the signal light and the clock light is not synchronized, no signal light pulse will enter within the delay time, so that sufficient phase modulation will not be performed, which will deviate from the interference condition, and will be optically gated.
- the clock light undergoes strong intensity modulation.
- the optical PLL is operated using this intensity modulated signal as an error signal and a clock extraction operation is performed, the conditions under which the signal light and the clock light are synchronized are the same as the optimal conditions for the optical gate operation. This makes it possible to simultaneously execute clock extraction by the optical PLL and optimal operation of optical signal processing.
- the optical gated optical signal and the clock light having different wavelengths shown in the second embodiment are made incident on another PD-SMZ 102.
- the signal processing of the optical 3R repeater can be completed.
- FIG. 10 illustrates an example in which the signal light that has been optically gated is used as an error signal.
- the force error signal the signal light directly output from the SOA or the clock separated into two is used. The same processing can be executed with or without using light.
- FIG. 11 shows a configuration in which an electro-absorption modulator (EA modulator) 103 is used for a phase comparison unit (optical mixer unit). In place of the EA modulator 103, a saturable absorption modulator can be used.
- EA modulator electro-absorption modulator
- phase comparison unit optical mixer unit
- a reverse bias voltage is applied to EA modulator 103 via bias T circuit 140. If the high-speed frequency signal can be extracted from the other terminal of the bias T circuit 140, the clock light output from the MLLD1 will be input to the EA modulator 103 when the clock light An electric signal as a component can be extracted from the terminal of the bias T circuit 140. In this state, when external signal light enters the EA modulator 103, An error signal is superimposed on the electric signal output from the noise T circuit 140. When the frequency of this error signal is amplified by the error amplifier 113 composed of a low-speed operational amplifier or the like, since the high-frequency component appears as a DC component signal, only the error signal can be separated and extracted.
- the DC component can be canceled by receiving the signal light power clock light by the low-speed light receiver 111 or the like and balancing the signal light by the adder 112 that also has power such as an operational amplifier.
- the error signal extracted in this way is passed through the loop filter 13 to be smoothed, and is applied as a bias source to the saturable absorption region 3 of the MLLD 1 via the bias T circuit 140 to form a phase locked loop.
- the signal light and the clock light can be synchronized.
- the method of feeding back the error signal to the saturable absorption region having the phase modulation effect in order to feed back the error signal to the MLLD 1 has been mainly described.
- a method of constructing a phase locked loop there is a method other than feeding back the error signal to the saturable absorption region.
- the loop length of self-feedback is changed according to the error signal
- the light intensity injected into the MLLD in self-feedback is modulated according to the error signal
- the gain region 2 of the MLLD Modulation of the applied current according to the error signal (4) PLL control by applying voltage to the cavity length adjustment area 27 (see Fig. 12) newly provided in the MLLD, etc.
- the oscillation frequency of the MLLD1 can be changed by the multi-stage PLL control.
- the loop length is set by the time delay unit 7 or the like so that the timing at which the MLLD1 oscillates an optical pulse and the timing at which the optical pulse circulating around the optical waveguide is injected into the MLLD again.
- the oscillation frequency of the MLLD1 is reduced to a frequency that is an integer multiple of the frequency determined by the loop length in the range of several hundred MHz. This is because the light pulse intensity in the resonator that absorbs and saturates the saturable absorption region 3 plays an important role in the self-excited light pulse oscillation of the MLLD 1, but the injection of the light pulse causes the injection.
- the generated optical pulse also plays a major role in the self-excited optical pulse oscillation of the MLLD. Therefore, the frequency modulation required for PLL control can be realized by changing the loop length of the self-feedback.
- the oscillation frequency of MLLD1 can be controlled by the effective resonator length.
- An effective resonator length can be obtained by changing the refractive index of light according to the carrier density in the semiconductor constituting the MLLD 1.
- the carrier density in the semiconductor can be controlled to change the frequency. Is possible.
- an MLLD When an MLLD is newly constructed in which a waveguide having a grating such as a DFB (distributed feedback) structure or a DBR (distributed Bragg reflector) or a cavity length control region 27 of a passive waveguide is added. Also, by controlling the voltage in the resonator length control region 27, the refractive index inside the MLD can be changed, and the oscillation frequency of the MLLD can be controlled.
- a grating such as a DFB (distributed feedback) structure or a DBR (distributed Bragg reflector) or a cavity length control region 27 of a passive waveguide.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Optics & Photonics (AREA)
- Electromagnetism (AREA)
- Optical Communication System (AREA)
- Semiconductor Lasers (AREA)
- Optical Modulation, Optical Deflection, Nonlinear Optics, Optical Demodulation, Optical Logic Elements (AREA)
Abstract
Description
Claims
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006510504A JP4807514B2 (ja) | 2004-02-27 | 2005-02-28 | 光クロック抽出装置及び方法 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004052912 | 2004-02-27 | ||
| JP2004-052912 | 2004-02-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2005083502A1 true WO2005083502A1 (ja) | 2005-09-09 |
Family
ID=34908719
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2005/003292 Ceased WO2005083502A1 (ja) | 2004-02-27 | 2005-02-28 | 光クロック抽出装置及び方法 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP4807514B2 (ja) |
| WO (1) | WO2005083502A1 (ja) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008225480A (ja) * | 2007-03-15 | 2008-09-25 | Furukawa Electric North America Inc | 非線形バルク光材料中でのコンティニューム発生増大 |
| JP2009139491A (ja) * | 2007-12-04 | 2009-06-25 | Anritsu Corp | 光信号発生装置 |
| JP2010010315A (ja) * | 2008-06-26 | 2010-01-14 | Oki Electric Ind Co Ltd | モード同期半導体レーザの駆動方法及びモード同期半導体レーザ装置 |
| JP2010147533A (ja) * | 2008-12-16 | 2010-07-01 | Oki Electric Ind Co Ltd | 光パルス列生成方法及び光パルス列生成装置 |
| JP2011204914A (ja) * | 2010-03-25 | 2011-10-13 | Sony Corp | 光発振装置及び記録装置 |
| US9014575B2 (en) | 2011-01-31 | 2015-04-21 | Fujitsu Limited | Sampling clock synchronizing apparatus, digital coherent receiving apparatus, and sampling clock synchronizing method |
| JP2019208151A (ja) * | 2018-05-30 | 2019-12-05 | 日本電信電話株式会社 | 光ファイバリンクおよび中継ノード |
| JP2021532409A (ja) * | 2018-07-25 | 2021-11-25 | シナジー マイクロウェーブ コーポレーションSynergy Microwave Corporation | モノリシックに集積された多重量子井戸レーザ及び位相変調器を用いた光電子発振器 |
| CN115225246A (zh) * | 2022-07-11 | 2022-10-21 | 北京邮电大学 | 相位调制双向时间同步装置、方法和系统 |
| CN117673882A (zh) * | 2024-01-31 | 2024-03-08 | 北京中科思远光电科技有限公司 | 一种提高放大激光系统稳定性的装置及控制方法 |
| JP2025010112A (ja) * | 2023-07-04 | 2025-01-20 | 浙江大学 | 超狭線幅レーザ発生装置 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07287264A (ja) * | 1994-02-23 | 1995-10-31 | Nippon Telegr & Teleph Corp <Ntt> | 光相関検出回路および光クロック位相同期ループ回路 |
| JPH08340154A (ja) * | 1995-06-09 | 1996-12-24 | Nec Corp | 光パルス発生方法および装置 |
| JP2003167281A (ja) * | 2001-12-04 | 2003-06-13 | Nippon Telegr & Teleph Corp <Ntt> | 光クロック位相同期ループ回路 |
-
2005
- 2005-02-28 WO PCT/JP2005/003292 patent/WO2005083502A1/ja not_active Ceased
- 2005-02-28 JP JP2006510504A patent/JP4807514B2/ja not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07287264A (ja) * | 1994-02-23 | 1995-10-31 | Nippon Telegr & Teleph Corp <Ntt> | 光相関検出回路および光クロック位相同期ループ回路 |
| JPH08340154A (ja) * | 1995-06-09 | 1996-12-24 | Nec Corp | 光パルス発生方法および装置 |
| JP2003167281A (ja) * | 2001-12-04 | 2003-06-13 | Nippon Telegr & Teleph Corp <Ntt> | 光クロック位相同期ループ回路 |
Non-Patent Citations (3)
| Title |
|---|
| GEORGES J. ET AL.: "Stable picosecond pulse generation at 46GHz by modelocking of a semiconductor laser operating in an optoelectronic phaselocked loop.", ELECTRONICS LETTERS., vol. 30, no. 1, 6 January 1994 (1994-01-06), pages 69 - 71, XP006000048 * |
| HASHIMOTO Y.ET AL.: "Scalable Hikari Network ni Muketa Zen Handotai Base no Hikari 3R Chukeiki.", NEN THE INSTITUTE OF ELECTRONICS. INFORMATION AND COMMUNICATION ENGINEERS SOGO TAIKAI., 8 March 2004 (2004-03-08), pages 234, XP002991298 * |
| YAMAMOTO T. ET AL.: "40GHz optical clock extraction from 160Gbit/s data signals using PLL-based clock recovery.", 2002, pages 86 - 87, XP010617644 * |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008225480A (ja) * | 2007-03-15 | 2008-09-25 | Furukawa Electric North America Inc | 非線形バルク光材料中でのコンティニューム発生増大 |
| JP2009139491A (ja) * | 2007-12-04 | 2009-06-25 | Anritsu Corp | 光信号発生装置 |
| JP2010010315A (ja) * | 2008-06-26 | 2010-01-14 | Oki Electric Ind Co Ltd | モード同期半導体レーザの駆動方法及びモード同期半導体レーザ装置 |
| JP2010147533A (ja) * | 2008-12-16 | 2010-07-01 | Oki Electric Ind Co Ltd | 光パルス列生成方法及び光パルス列生成装置 |
| JP2011204914A (ja) * | 2010-03-25 | 2011-10-13 | Sony Corp | 光発振装置及び記録装置 |
| US9014575B2 (en) | 2011-01-31 | 2015-04-21 | Fujitsu Limited | Sampling clock synchronizing apparatus, digital coherent receiving apparatus, and sampling clock synchronizing method |
| JP2019208151A (ja) * | 2018-05-30 | 2019-12-05 | 日本電信電話株式会社 | 光ファイバリンクおよび中継ノード |
| JP7007668B2 (ja) | 2018-05-30 | 2022-01-24 | 日本電信電話株式会社 | 光ファイバリンクおよび中継ノード |
| JP2021532409A (ja) * | 2018-07-25 | 2021-11-25 | シナジー マイクロウェーブ コーポレーションSynergy Microwave Corporation | モノリシックに集積された多重量子井戸レーザ及び位相変調器を用いた光電子発振器 |
| JP7513589B2 (ja) | 2018-07-25 | 2024-07-09 | シナジー マイクロウェーブ コーポレーション | モノリシックに集積された多重量子井戸レーザ及び位相変調器を用いた光電子発振器 |
| CN115225246A (zh) * | 2022-07-11 | 2022-10-21 | 北京邮电大学 | 相位调制双向时间同步装置、方法和系统 |
| CN115225246B (zh) * | 2022-07-11 | 2023-12-01 | 北京邮电大学 | 相位调制双向时间同步装置、方法和系统 |
| JP2025010112A (ja) * | 2023-07-04 | 2025-01-20 | 浙江大学 | 超狭線幅レーザ発生装置 |
| CN117673882A (zh) * | 2024-01-31 | 2024-03-08 | 北京中科思远光电科技有限公司 | 一种提高放大激光系统稳定性的装置及控制方法 |
| CN117673882B (zh) * | 2024-01-31 | 2024-04-16 | 北京中科思远光电科技有限公司 | 一种提高放大激光系统稳定性的装置及控制方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2005083502A1 (ja) | 2007-11-22 |
| JP4807514B2 (ja) | 2011-11-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Tsuchida et al. | 40-Gb/s optical clock recovery using an injection-locked optoelectronic oscillator | |
| Saruwatari | All-optical signal processing for terabit/second optical transmission | |
| Lasri et al. | Ultralow timing jitter 40-Gb/s clock recovery using a self-starting optoelectronic oscillator | |
| JP4807514B2 (ja) | 光クロック抽出装置及び方法 | |
| Tsuchida | Simultaneous prescaled clock recovery and serial-to-parallel conversion of data signals using a polarization modulator-based optoelectronic oscillator | |
| US5987040A (en) | Optical and gate | |
| US6701049B1 (en) | Optical clock recovery device using non-linear optical waveguides | |
| Kim et al. | 180-GHz clock recovery using a multisection gain-coupled distributed feedback laser | |
| Jiang et al. | Synchronization of passively mode-locked erbium-doped fiber lasers and its application to optical communication networks | |
| Salem et al. | Broad-band optical clock recovery system using two-photon absorption | |
| Duan | Study of phase-noise properties and timing jitter of 40-GHz all-optical clock recovery using self-pulsating semiconductor lasers | |
| Awad et al. | Subharmonic optical clock recovery from 160 Gb/s using time-dependent loss saturation inside a single electroabsorption modulator | |
| Chi et al. | Clock-free RZ-BPSK data generation using self-starting optoelectronic oscillator | |
| Hu et al. | 40-Gb/s optical clock recovery using a compact traveling-wave electroabsorption modulator-based ring oscillator | |
| Tsuchida | 160-Gb/s optical clock recovery using a regeneratively mode-locked laser diode | |
| Arahira et al. | Generation of synchronized subterahertz optical pulse trains by repetition-frequency multiplication of a subharmonic synchronous mode-locked semiconductor laser diode using fiber dispersion | |
| Hu et al. | 40-Gb/s optical packet clock recovery with simultaneous reshaping using a traveling-wave electroabsorption modulator-based ring oscillator | |
| Parra-Cetina et al. | Subharmonic all-optical clock recovery of up to 320 Gb/s signal using a quantum dash Fabry–Perot mode-locked laser | |
| Tsuchida | Subharmonic optoelectronic oscillator | |
| Huo et al. | 100-GHz wavelength-tunable all-optical clock recovery with Fabry-Perot filter and semiconductor optical amplifier | |
| Lam et al. | Polarization-dependent locking in SOA harmonic mode-locked fiber laser | |
| Potì et al. | Ultrafast optical clock recovery: towards a system perspective | |
| Schreieck et al. | All-optical clock extraction at 160 Gbit/s with monolithic mode-locked laser diodes | |
| Tsuchida | 40-GHz subharmonic optical clock recovery using an injection-locked optoelectronic oscillator | |
| JP2007124026A (ja) | 光クロック信号抽出方法及び光クロック信号抽出装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 2006510504 Country of ref document: JP |
|
| 122 | Ep: pct application non-entry in european phase |