WO2004070487A3 - Verfahren und vorrichtung zur überwachung einer elektronischen steuerung - Google Patents

Verfahren und vorrichtung zur überwachung einer elektronischen steuerung Download PDF

Info

Publication number
WO2004070487A3
WO2004070487A3 PCT/DE2004/000330 DE2004000330W WO2004070487A3 WO 2004070487 A3 WO2004070487 A3 WO 2004070487A3 DE 2004000330 W DE2004000330 W DE 2004000330W WO 2004070487 A3 WO2004070487 A3 WO 2004070487A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
memory
ecc
range
piece
Prior art date
Application number
PCT/DE2004/000330
Other languages
English (en)
French (fr)
Other versions
WO2004070487A2 (de
Inventor
Jochen Weber
Axel Aue
Original Assignee
Bosch Gmbh Robert
Jochen Weber
Axel Aue
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bosch Gmbh Robert, Jochen Weber, Axel Aue filed Critical Bosch Gmbh Robert
Priority to EP04709203A priority Critical patent/EP1595212B1/de
Priority to DE502004003468T priority patent/DE502004003468D1/de
Priority to US10/544,560 priority patent/US7484162B2/en
Publication of WO2004070487A2 publication Critical patent/WO2004070487A2/de
Publication of WO2004070487A3 publication Critical patent/WO2004070487A3/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60—Protecting data
    • G06F21/64—Protecting data integrity, e.g. using checksums, certificates or signatures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/52—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems during program execution, e.g. stack integrity ; Preventing unwanted data erasure; Buffer overflow

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Health & Medical Sciences (AREA)
  • Bioethics (AREA)
  • Health & Medical Sciences (AREA)
  • Quality & Reliability (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Debugging And Monitoring (AREA)
  • Selective Calling Equipment (AREA)

Abstract

Verfahren und Vorrichtung zur Überwachung einer elektronischen Steuerung, wobei dafür gesorgt wird, daß in eine sehr schnell vom Speicher befüllbare ECC-Einheit hintereinander die kompletten Daten eines wenigstens einen Speichers eingelesen und dort automatisch geprüft werden, ohne daß die kompletten Daten zeitaufwendig zu einem Prozessor übertragen werden müssen, wobei die ECC-Prüfbreite die Daten mehrerer Speicherzellen des Speichers umfasst und als ein Mehrfaches der Lesewortbreite des Prozessors ausgebildet sein kann, wobei zu den Daten einer ECC-Prüfbreite jeweils eine Zusatzinformation gebildet wird und im Speicher ablegbar ist und so außerhalb der laufenden Instruktionszugriffe der gesamte Code/Datenbereich des wenigstens einen Speichers geprüft werden kann, indem pro Anforderung des Prozessors nach dem Inhalt einer einzigen Speicherzelle, aus dem Speicher die ECC-Einheit in voller ECC-Prüfbreite einschließlich Zusatzinformation befüllt wird, wobei aus den Daten der vollständigen ECC-Prüfbreite eine Prüfinformation gebildet wird und die Prüfinformation automatisch in der ECC-Einheit mit der gespeicherten Zusatzinformation verglichen wird.
PCT/DE2004/000330 2003-02-07 2004-02-09 Verfahren und vorrichtung zur überwachung einer elektronischen steuerung WO2004070487A2 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP04709203A EP1595212B1 (de) 2003-02-07 2004-02-09 Verfahren und vorrichtung zur überwachung einer elektronischen steuerung
DE502004003468T DE502004003468D1 (de) 2003-02-07 2004-02-09 Verfahren und vorrichtung zur überwachung einer elektronischen steuerung
US10/544,560 US7484162B2 (en) 2003-02-07 2004-02-09 Method and apparatus for monitoring an electronic control system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10305008A DE10305008A1 (de) 2003-02-07 2003-02-07 Verfahren und Vorrichtung zur Überwachung einer elektronischen Steuerung
DE10305008.6 2003-02-07

Publications (2)

Publication Number Publication Date
WO2004070487A2 WO2004070487A2 (de) 2004-08-19
WO2004070487A3 true WO2004070487A3 (de) 2004-10-14

Family

ID=32730854

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2004/000330 WO2004070487A2 (de) 2003-02-07 2004-02-09 Verfahren und vorrichtung zur überwachung einer elektronischen steuerung

Country Status (6)

Country Link
US (1) US7484162B2 (de)
EP (1) EP1595212B1 (de)
CN (1) CN100388220C (de)
AT (1) ATE359553T1 (de)
DE (2) DE10305008A1 (de)
WO (1) WO2004070487A2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7496822B2 (en) * 2003-05-15 2009-02-24 Texas Instruments Incorporated Apparatus and method for responding to data retention loss in a non-volatile memory unit using error checking and correction techniques
DE102005049094A1 (de) * 2005-10-13 2007-04-19 Robert Bosch Gmbh Datenspeicher, Datenverarbeitungssystem und Betriebsverfahren dafür
US20090113400A1 (en) * 2007-10-24 2009-04-30 Dan Pelleg Device, System and method of Profiling Computer Programs
JP2010218237A (ja) * 2009-03-17 2010-09-30 Renesas Electronics Corp プログラム検証装置及びその方法
US9711240B2 (en) * 2015-01-08 2017-07-18 Kabushiki Kaisha Toshiba Memory system
DE102016223341A1 (de) * 2016-11-24 2018-05-24 Robert Bosch Gmbh Integrierte Schaltung mit Hardwareprüfeinheit zum Überprüfen von ausgewählten Speicherzugriffen
TWI676171B (zh) * 2018-09-18 2019-11-01 華邦電子股份有限公司 記憶體裝置及其中斷處理方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6101614A (en) * 1994-05-24 2000-08-08 Intel Corporation Method and apparatus for automatically scrubbing ECC errors in memory via hardware
DE19964012A1 (de) * 1999-12-30 2001-07-12 Bosch Gmbh Robert Verfahren und Einrichtung zum Refresh des Speicherinhalts einer Speicherzelle eines Festwertspeichers
US6279128B1 (en) * 1994-12-29 2001-08-21 International Business Machines Corporation Autonomous system for recognition of patterns formed by stored data during computer memory scrubbing

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4531213A (en) * 1982-03-03 1985-07-23 Sperry Corporation Memory through checking system with comparison of data word parity before and after ECC processing
JPH0194599A (ja) 1987-10-05 1989-04-13 Mitsubishi Electric Corp 半導体記憶装置
KR20020025239A (ko) * 2000-06-27 2002-04-03 추후 연결된 에러 정정 코드를 구비하는 자기 기록 채널에서비동일 보호를 가지는 인코딩 방법 및 장치
JP2002056671A (ja) * 2000-08-14 2002-02-22 Hitachi Ltd ダイナミック型ｒａｍのデータ保持方法と半導体集積回路装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6101614A (en) * 1994-05-24 2000-08-08 Intel Corporation Method and apparatus for automatically scrubbing ECC errors in memory via hardware
US6279128B1 (en) * 1994-12-29 2001-08-21 International Business Machines Corporation Autonomous system for recognition of patterns formed by stored data during computer memory scrubbing
DE19964012A1 (de) * 1999-12-30 2001-07-12 Bosch Gmbh Robert Verfahren und Einrichtung zum Refresh des Speicherinhalts einer Speicherzelle eines Festwertspeichers

Also Published As

Publication number Publication date
DE502004003468D1 (de) 2007-05-24
EP1595212B1 (de) 2007-04-11
ATE359553T1 (de) 2007-05-15
US7484162B2 (en) 2009-01-27
CN1748202A (zh) 2006-03-15
CN100388220C (zh) 2008-05-14
US20070033492A1 (en) 2007-02-08
WO2004070487A2 (de) 2004-08-19
DE10305008A1 (de) 2004-08-19
EP1595212A2 (de) 2005-11-16

Similar Documents

Publication Publication Date Title
GB2490461A (en) Method, device and computer program product for decoding a codeword
WO2009070406A3 (en) Method and apparatus for reading data from flash memory
ATE476741T1 (de) Testvorrichtung und testverfahren
EP2530593A3 (de) Nichtflüchtiger Speicher, Speichersteuerung, Verfahren für den Zugriff auf einen nichtflüchtigen Speicher und Programm
WO2009155123A3 (en) Memory malfunction prediction system and method
WO2009146119A3 (en) System for optimizing a patient's insulin dosage regimen
WO2006071937A3 (en) System and method for efficient use of memory device bandwidth
TW200611115A (en) Method and apparatus to preserve trace data
WO2016168602A2 (en) Systems and methods to refresh dram
US20130042047A1 (en) Memory system, memory device and memory interface device
EP1255197A3 (de) System und Verfahren zur Korrektur von "Soft"-Fehlern in Speicheranordnungen mit wahlfreiem Zugriff
KR20100117134A (ko) 메모리 셀프-리프레시 전력을 절약하기 위한 시스템들, 방법들 및 장치들
EP2595062A3 (de) Speichervorrichtung, Speichersteuerungsvorrichtung, integrierte Datentransferschaltung und Speichersteuerungsverfahren
US20180247699A1 (en) Post package repair for mapping to a memory failure pattern
TW200632927A (en) Memory circuit
TW200951712A (en) Multi-channel hybrid density memory storage device and control method thereof
WO2004070487A3 (de) Verfahren und vorrichtung zur überwachung einer elektronischen steuerung
EP2669895A3 (de) Spannungsbasierte Techniken zur Erkennung eines bevorstehenden Lesefehlers in einem nichtflüchtigen Speicherarray
CN107992399A (zh) 一种内存条状态检测方法、装置及系统
DE602007006639D1 (de) Elektronische schaltung mit einer speichermatrix zcher daten
WO2006042262A3 (en) Detecting a security violation using error correction code
CN103793032B (zh) 用于确定上电复位的方法和装置
US20130227342A1 (en) Systems and methods for storing and retrieving a defect map in a dram component
WO2003098768A3 (en) Method and system for verification, calibration and simulation of a fuel cell test station
CN106557412B (zh) 一种模糊测试的方法及装置

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004709203

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 20048037886

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2004709203

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2007033492

Country of ref document: US

Ref document number: 10544560

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10544560

Country of ref document: US

WWG Wipo information: grant in national office

Ref document number: 2004709203

Country of ref document: EP