WO2004051860A3 - Übertragungsanordnung zur übertragung von signalen und d/a-umsetzerschaltungen hiefür - Google Patents

Übertragungsanordnung zur übertragung von signalen und d/a-umsetzerschaltungen hiefür Download PDF

Info

Publication number
WO2004051860A3
WO2004051860A3 PCT/AT2003/000355 AT0300355W WO2004051860A3 WO 2004051860 A3 WO2004051860 A3 WO 2004051860A3 AT 0300355 W AT0300355 W AT 0300355W WO 2004051860 A3 WO2004051860 A3 WO 2004051860A3
Authority
WO
WIPO (PCT)
Prior art keywords
signal
converter circuit
analog
transmission configuration
modulator
Prior art date
Application number
PCT/AT2003/000355
Other languages
English (en)
French (fr)
Other versions
WO2004051860A2 (de
Inventor
Volker Schindler
Original Assignee
Volker Schindler
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Volker Schindler filed Critical Volker Schindler
Priority to DE20380325U priority Critical patent/DE20380325U1/de
Priority to AU2003285971A priority patent/AU2003285971A1/en
Publication of WO2004051860A2 publication Critical patent/WO2004051860A2/de
Publication of WO2004051860A3 publication Critical patent/WO2004051860A3/de

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/68Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/82Digital/analogue converters with intermediate conversion to time interval
    • H03M1/822Digital/analogue converters with intermediate conversion to time interval using pulse width modulation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/322Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M3/358Continuously compensating for, or preventing, undesired influence of physical parameters of non-linear distortion, e.g. instability
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/50Digital/analogue converters using delta-sigma modulation as an intermediate step
    • H03M3/502Details of the final digital/analogue conversion following the digital delta-sigma modulation
    • H03M3/506Details of the final digital/analogue conversion following the digital delta-sigma modulation the final digital/analogue converter being constituted by a pulse width modulator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002Conversion to or from differential modulation
    • H03M7/3004Digital delta-sigma modulation
    • H03M7/3015Structural details of digital delta-sigma modulators
    • H03M7/302Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M7/3024Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M7/3026Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

Übertragungsanordnung zur Übertragung von Signalen, insbesondere Mess- bzw. Steuersignalen, in analoger Form, mit einer Gleichstrom (DC)-D/A-Umsetzerschaltung (12') für ein DC-Nutzsignal, die einen Eingangsspeicher, z.B. ein Register (23), einen digitalen Modulator, insbesondere ΣΔModulator (57), und einen analogen Tiefpass (25') enthält, und mit einer Wechselstrom (AC)-D/A-Umsetzerschaltung (13') für ein moduliertes AC-Modemsignal, die einen digitalen Pulsweitenmodulator (62) und ein analoges Filter (33') enthält; in der DC-D/A-Umsetzerschaltung (12') ist dem digitalen Modulator ein digitales Tiefpassfilter (47) zugeordnet, in der AC-D/A-Umsetzerschaltung (13') ist dem Pulsweitenmodulator (62), der das Modemsignal in ein 1-Bit-Signal umsetzt, ein analoger Summierer (63) nachgeordnet, dem ein weiteres zu summierendes Signal, wie z.B. ein während des Ruhezustands aktiviertes Gleichstrom-Signal, ein MSB-Signal oder ein Taktsignal, zugeführt wird.
PCT/AT2003/000355 2002-11-29 2003-11-27 Übertragungsanordnung zur übertragung von signalen und d/a-umsetzerschaltungen hiefür WO2004051860A2 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE20380325U DE20380325U1 (de) 2002-11-29 2003-11-27 Übertragungsanordnung zur Übertragung von Signalen und D/A-Umsetzerschaltungen hierfür
AU2003285971A AU2003285971A1 (en) 2002-11-29 2003-11-27 Transmission configuration for transmitting signals and d/a converter circuits therefor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
ATA1792/2002 2002-11-29
AT17922002A AT412309B (de) 2002-11-29 2002-11-29 Übertragungsanordnung zur übertragung von signalen und d/a-umsetzerschaltungen hiefür

Publications (2)

Publication Number Publication Date
WO2004051860A2 WO2004051860A2 (de) 2004-06-17
WO2004051860A3 true WO2004051860A3 (de) 2004-09-02

Family

ID=32234907

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/AT2003/000355 WO2004051860A2 (de) 2002-11-29 2003-11-27 Übertragungsanordnung zur übertragung von signalen und d/a-umsetzerschaltungen hiefür

Country Status (4)

Country Link
AT (1) AT412309B (de)
AU (1) AU2003285971A1 (de)
DE (1) DE20380325U1 (de)
WO (1) WO2004051860A2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005052702B4 (de) 2005-11-04 2007-10-25 Infineon Technologies Ag Synchronisationsschaltung zur Synchronisation von PWM-Modulatoren
DE102006030774A1 (de) * 2006-06-30 2008-02-21 Endress + Hauser Conducta Gesellschaft für Mess- und Regeltechnik mbH + Co. KG Verfahren zur Bestimmung des Bürdenwiderstandes für einen Messumformer
DE102007004595A1 (de) 2007-01-30 2008-08-07 Samson Ag Verfahren und Einrichtung zum Übertragen von elektrischen Stellungsinformationen eines Stellglieds
DE102008017774B4 (de) 2008-04-08 2011-02-10 Austriamicrosystems Ag Modulationsanordnung und Verfahren zum Bereitstellen eines modulierten Steuersignals
DE102010043842A1 (de) * 2010-11-12 2012-05-16 Endress + Hauser Wetzer Gmbh + Co Kg Delta-Sigma-D/A-Wandler
DE102018201410B3 (de) 2018-01-30 2019-02-28 Siemens Aktiengesellschaft Demodulationsverfahren für C8PSK-Codierungen
US11546016B2 (en) * 2021-03-18 2023-01-03 Texas Instruments Incorporated Pseudo-sinusoidal waveform generator for HART communication

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5208594A (en) * 1991-05-02 1993-05-04 Ricoh Company, Ltd. Signal processor that uses a delta-sigma modulation
US5245333A (en) * 1991-09-25 1993-09-14 Rosemount Inc. Three wire low power transmitter
US5406284A (en) * 1992-12-31 1995-04-11 Monolith Technologies Corporation Methods and apparatus for the quantization and analog conversion of digital signals
US6249237B1 (en) * 1998-10-09 2001-06-19 Lsi Logic Corporation System and method for bandpass shaping in an oversampling converter
US6317067B1 (en) * 1998-12-04 2001-11-13 Philips Electronics North America Corporation Pulse density modulation based digital-to-analog conversion
EP1244219A2 (de) * 2001-03-21 2002-09-25 Ricoh Company Verfahren und Gerät zur Digital-Analog-Wandlung mit effektiver Pulsbreitenmodulation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5208594A (en) * 1991-05-02 1993-05-04 Ricoh Company, Ltd. Signal processor that uses a delta-sigma modulation
US5245333A (en) * 1991-09-25 1993-09-14 Rosemount Inc. Three wire low power transmitter
US5406284A (en) * 1992-12-31 1995-04-11 Monolith Technologies Corporation Methods and apparatus for the quantization and analog conversion of digital signals
US6249237B1 (en) * 1998-10-09 2001-06-19 Lsi Logic Corporation System and method for bandpass shaping in an oversampling converter
US6317067B1 (en) * 1998-12-04 2001-11-13 Philips Electronics North America Corporation Pulse density modulation based digital-to-analog conversion
EP1244219A2 (de) * 2001-03-21 2002-09-25 Ricoh Company Verfahren und Gerät zur Digital-Analog-Wandlung mit effektiver Pulsbreitenmodulation

Also Published As

Publication number Publication date
ATA17922002A (de) 2004-05-15
WO2004051860A2 (de) 2004-06-17
AU2003285971A1 (en) 2004-06-23
DE20380325U1 (de) 2005-07-21
AT412309B (de) 2004-12-27

Similar Documents

Publication Publication Date Title
WO2003075603A3 (en) Digital microphone
EP0989678A3 (de) Sigma-delta A/D Wandler
GB2350736B (en) Time to digital converter and locking circuit and method using the same
AU8796898A (en) Data acquisition system comprising an analog input signal conversion circuit
EP1081863A3 (de) Delta-Sigma Modulator mit Zweistufenquantisierung und Verfahren zur Anwendung von Zweistufenquantisierung in Delta-Sigma Modulation
SG82659A1 (en) An electronic digital-to-analog converter circuit for a baseband transmission system
AU2003237833A1 (en) Delta-sigma modulators with integral digital low - pass filtering
WO2004079915A3 (en) Feedback steering delta-sigma modulators and systems using the same
GB2380375B (en) Phase shift keying modulation including a data converter for converting an input data signal having 3 bits long into two ternary converted data signals
WO2004051860A3 (de) Übertragungsanordnung zur übertragung von signalen und d/a-umsetzerschaltungen hiefür
IL138030A0 (en) Digital signal modulation system
EP0982865A3 (de) Digital-Analog-Wandler
EP0798865A3 (de) Konverter für digitale Daten
WO2004004120A3 (en) Filtering applicable to digital to analog converter systems
NO995892D0 (no) Analog/digital-omforming med bruk av frekvensmodulerte inngangs- eller mellomverdier
WO2001011787A3 (de) Sigma-delta-a/d-wandler
WO2000035096A3 (de) Analog-digital-umsetzer
WO1999016239A3 (en) Moire suppression
EP1557953A4 (de) Einrichtung zur digitalen signalverarbeitung und audiosignalwiedergabeeinrichtung
MXPA02009474A (es) METODO PARA CONVERTIR UNA SERIE DE PALABRAS DE INFORMACION M-BIT EN UNA SEnAL MODULADA.
HK1043259A1 (en) Oversampling circuit and digital/analog converter.
WO2004030211A3 (de) Schaltungsanordnung zur mittelwertbildung
MY135876A (en) Reducing digital switching noise in mixed signal ic's
WO2001005036A3 (en) Digital to analogue converting device
EP2262110A3 (de) Integrierte Halbleiterschaltungen

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 93042003

Country of ref document: AT

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP