WO2004017371A3 - Procede de microusinage de structures utilisant un materiau de silicium sur isolant - Google Patents

Procede de microusinage de structures utilisant un materiau de silicium sur isolant Download PDF

Info

Publication number
WO2004017371A3
WO2004017371A3 PCT/US2003/025435 US0325435W WO2004017371A3 WO 2004017371 A3 WO2004017371 A3 WO 2004017371A3 US 0325435 W US0325435 W US 0325435W WO 2004017371 A3 WO2004017371 A3 WO 2004017371A3
Authority
WO
WIPO (PCT)
Prior art keywords
soi wafer
layer
silicon
microfabricating
structures
Prior art date
Application number
PCT/US2003/025435
Other languages
English (en)
Other versions
WO2004017371A9 (fr
WO2004017371A2 (fr
Inventor
William D Sawyer
Jeffrey T Borenstein
Original Assignee
Draper Lab Charles S
William D Sawyer
Jeffrey T Borenstein
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Draper Lab Charles S, William D Sawyer, Jeffrey T Borenstein filed Critical Draper Lab Charles S
Priority to EP03754388A priority Critical patent/EP1576650A4/fr
Priority to AU2003272215A priority patent/AU2003272215B2/en
Publication of WO2004017371A2 publication Critical patent/WO2004017371A2/fr
Publication of WO2004017371A9 publication Critical patent/WO2004017371A9/fr
Publication of WO2004017371A3 publication Critical patent/WO2004017371A3/fr

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
    • B81C1/00555—Achieving a desired geometry, i.e. controlling etch rates, anisotropy or selectivity
    • B81C1/00563—Avoid or control over-etching
    • B81C1/00579—Avoid charge built-up
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C3/00—Assembling of devices or systems from individually processed components
    • B81C3/001—Bonding of two components

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Micromachines (AREA)
  • Pressure Sensors (AREA)

Abstract

L'invention concerne un procédé général de fabrication permettant de produire des systèmes micro-électromécaniques (MEMS) et des dispositifs connexes au moyen de plaquettes de silicium sur isolant (SOI). Le procédé consiste notamment à fournir une plaquette de SOI dotée (i) d'une couche de manipulation, (ii) d'une couche diélectrique, et (iii) d'une couche de dispositif, un mésa réalisé par gravure étant produit sur la couche de dispositif de la plaquette de SOI, à obtenir un substrat sur lequel on a gravé un motif, à coller ensemble la plaquette de SOI et le substrat, à enlever de la plaquette de SOI la couche de manipulation, puis la couche diélectrique, et à exécuter une gravure de structure sur la couche de dispositif de ladite plaquette afin de définir le dispositif.
PCT/US2003/025435 2002-08-15 2003-08-15 Procede de microusinage de structures utilisant un materiau de silicium sur isolant WO2004017371A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP03754388A EP1576650A4 (fr) 2002-08-15 2003-08-15 Procede de microusinage de structures utilisant un materiau de silicium sur isolant
AU2003272215A AU2003272215B2 (en) 2002-08-15 2003-08-15 Method for microfabricating structures using silicon-on-insulator material

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US40379602P 2002-08-15 2002-08-15
US60/403,796 2002-08-15

Publications (3)

Publication Number Publication Date
WO2004017371A2 WO2004017371A2 (fr) 2004-02-26
WO2004017371A9 WO2004017371A9 (fr) 2004-07-08
WO2004017371A3 true WO2004017371A3 (fr) 2005-08-18

Family

ID=31888282

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/025435 WO2004017371A2 (fr) 2002-08-15 2003-08-15 Procede de microusinage de structures utilisant un materiau de silicium sur isolant

Country Status (3)

Country Link
EP (1) EP1576650A4 (fr)
AU (2) AU2003272215B2 (fr)
WO (1) WO2004017371A2 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7381630B2 (en) * 2001-01-02 2008-06-03 The Charles Stark Draper Laboratory, Inc. Method for integrating MEMS device and interposer
US7253083B2 (en) 2005-06-17 2007-08-07 Northrop Grumman Corporation Method of thinning a semiconductor structure
US8735199B2 (en) * 2012-08-22 2014-05-27 Honeywell International Inc. Methods for fabricating MEMS structures by etching sacrificial features embedded in glass
DE102018200371A1 (de) 2018-01-11 2019-07-11 Robert Bosch Gmbh Interposersubstrat, MEMS-Vorrichtung sowie entsprechendes Herstellungsverfahren

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5760443A (en) * 1993-10-18 1998-06-02 Regents Of The University Of California Silicon on insulator with active buried regions
US6077721A (en) * 1995-06-29 2000-06-20 Nippondenso Co., Ltd. Method of producing an anodic bonded semiconductor sensor element
US6277666B1 (en) * 1999-06-24 2001-08-21 Honeywell Inc. Precisely defined microelectromechanical structures and associated fabrication methods
US6291875B1 (en) * 1998-06-24 2001-09-18 Analog Devices Imi, Inc. Microfabricated structures with electrical isolation and interconnections
US6431714B1 (en) * 2000-10-10 2002-08-13 Nippon Telegraph And Telephone Corporation Micro-mirror apparatus and production method therefor
US6433401B1 (en) * 1999-04-06 2002-08-13 Analog Devices Imi, Inc. Microfabricated structures with trench-isolation using bonded-substrates and cavities
US6458615B1 (en) * 1999-09-30 2002-10-01 Carnegie Mellon University Method of fabricating micromachined structures and devices formed therefrom

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6105427A (en) * 1998-07-31 2000-08-22 Litton Systems, Inc. Micro-mechanical semiconductor accelerometer
US6002507A (en) * 1998-12-01 1999-12-14 Xerox Corpoation Method and apparatus for an integrated laser beam scanner
CA2433738C (fr) * 2001-01-02 2012-07-24 The Charles Stark Draper Laboratory, Inc. Procede de microusinage de structures utilisant un materiau de silicium sur isolant

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5760443A (en) * 1993-10-18 1998-06-02 Regents Of The University Of California Silicon on insulator with active buried regions
US6077721A (en) * 1995-06-29 2000-06-20 Nippondenso Co., Ltd. Method of producing an anodic bonded semiconductor sensor element
US6291875B1 (en) * 1998-06-24 2001-09-18 Analog Devices Imi, Inc. Microfabricated structures with electrical isolation and interconnections
US6433401B1 (en) * 1999-04-06 2002-08-13 Analog Devices Imi, Inc. Microfabricated structures with trench-isolation using bonded-substrates and cavities
US6277666B1 (en) * 1999-06-24 2001-08-21 Honeywell Inc. Precisely defined microelectromechanical structures and associated fabrication methods
US6458615B1 (en) * 1999-09-30 2002-10-01 Carnegie Mellon University Method of fabricating micromachined structures and devices formed therefrom
US6431714B1 (en) * 2000-10-10 2002-08-13 Nippon Telegraph And Telephone Corporation Micro-mirror apparatus and production method therefor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1576650A4 *

Also Published As

Publication number Publication date
EP1576650A4 (fr) 2011-06-15
AU2003272215B2 (en) 2009-09-10
AU2009248425B2 (en) 2012-12-20
EP1576650A2 (fr) 2005-09-21
AU2003272215A1 (en) 2004-03-03
AU2009248425A1 (en) 2010-01-07
WO2004017371A9 (fr) 2004-07-08
EP1576650A3 (fr) 2005-10-05
WO2004017371A2 (fr) 2004-02-26

Similar Documents

Publication Publication Date Title
WO2005017972A3 (fr) Procede de microfabrication de structures au moyen de materiau de silicium sur isolant
MXPA03005993A (es) Metodo para la microfabricacion de estructuras usando silicio sobre material aislador.
WO2002095800A3 (fr) Procede de fabrication d'un appareil micromecanique par retrait d'une couche sacrificielle dotee de multiples agents de gravure sequentiels
WO2006019761A3 (fr) Dispositif mems et interposeur et procede d'integration d'un dispositif mems et d'un interposeur
WO2002057180A3 (fr) Procede soi/verre de formation de structures minces de silicium micro-usinees
EP1253108A3 (fr) Methode de fabrication de microstructures suspendues
WO2005017975A3 (fr) Pieces d'ancrage pour systemes microelectromecaniques possedant un substrat de semi-conducteur sur isolant (soi) et procede de fabrication de celles-ci
EP2973657B1 (fr) Rugosification de surface pour réduire l'adhérence dans un dispositif mems intégré
AU5874099A (en) Formation of suspended beams using soi substrates, and application to the fabrication of a vibratory gyrometer
EP0955668A3 (fr) Procédé de fabrication de composants microélectromécaniques à haute isolation
EP1419990A3 (fr) Procédé de formation d'un trou traversant dans une plaquette de verre
ATE511493T1 (de) Verfahren zur herstellung von genauen mikroelektromechanischen strukturen, und so hergestellte mikrostrukturen
EP0981168A3 (fr) Composants semiconducteurs microoptiques et méthode de fabrication
US20090111267A1 (en) Method of anti-stiction dimple formation under mems
WO2004051708A3 (fr) Procede et dispositif d'usinage d'une tranche et tranche comprenant une couche de separation et un substrat
EP0779650A3 (fr) Méthode de fabrication d'un substrat SOI
WO2007015951A3 (fr) Structures semi-conductrices formees sur des substrats, et procedes pour les realiser
WO2005043573A3 (fr) Methode de fabrication d'un dispositif electronique et dispositif electronique
US11661332B2 (en) Stiction reduction system and method thereof
WO2007038178A3 (fr) Nano-enroulements ameliores, systemes et procedes de fabrication de nano-enroulements
WO2002101818A3 (fr) Procede d'isolation de dispositifs semi-conducteurs
US20050130409A1 (en) Controlled dry etch of a film
JP2007015101A (ja) 隠れヒンジｍｅｍｓデバイス
WO2002041351A3 (fr) Procede de fabrication d'un ecran d'affichage a plasma a decharge capillaire par une combinaison de gravure a laser et de gravure humide
WO2004017371A3 (fr) Procede de microusinage de structures utilisant un materiau de silicium sur isolant

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
COP Corrected version of pamphlet

Free format text: PAGES 1/9-9/9, DRAWINGS, REPLACED BY NEW PAGES 1/9-9/9; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

WWE Wipo information: entry into national phase

Ref document number: 2003754388

Country of ref document: EP

Ref document number: 2003272215

Country of ref document: AU

WWP Wipo information: published in national office

Ref document number: 2003754388

Country of ref document: EP

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Ref document number: JP