WO2003092164A3 - Digital-to-analog converter having error correction - Google Patents

Digital-to-analog converter having error correction Download PDF

Info

Publication number
WO2003092164A3
WO2003092164A3 PCT/SE2003/000595 SE0300595W WO03092164A3 WO 2003092164 A3 WO2003092164 A3 WO 2003092164A3 SE 0300595 W SE0300595 W SE 0300595W WO 03092164 A3 WO03092164 A3 WO 03092164A3
Authority
WO
WIPO (PCT)
Prior art keywords
digital
analog converter
error
value
input
Prior art date
Application number
PCT/SE2003/000595
Other languages
French (fr)
Other versions
WO2003092164A2 (en
Inventor
Ola Andersson
Jacob Wikner
Original Assignee
Ericsson Telefon Ab L M
Ola Andersson
Jacob Wikner
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M, Ola Andersson, Jacob Wikner filed Critical Ericsson Telefon Ab L M
Priority to AU2003224536A priority Critical patent/AU2003224536A1/en
Publication of WO2003092164A2 publication Critical patent/WO2003092164A2/en
Publication of WO2003092164A3 publication Critical patent/WO2003092164A3/en
Priority to US10/972,947 priority patent/US6946983B2/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10—Calibration or testing
    • H03M1/1009—Calibration
    • H03M1/1033—Calibration over the full range of the converter, e.g. for correcting differential non-linearity
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters

Abstract

The values X(n) input to a current-steering digital-to-analog converter (49) are modified (41) before the actual conversion to compensate for conversion errors of the digital-to-analog converter. The input values are modified according to a model (43) of the digital-to-analog converter in which each output value of the digital-to-analog converter Y(n) is a sum of a desired value directly proportional to the respective input value and an error. The error is a product of the settled output value, i.e. the difference between the desired value and the previous output value Y(n-1) actually provided by the digital-to-analog converter, and a relative step error that is a function only of the respective input signal and is stored in a table. The relative step error can be a function also of the previous output signal and of the previous input signal. This model has a low complexity and is suitable for on-chip implementation.
PCT/SE2003/000595 2002-04-26 2003-04-14 Digital-to-analog converter having error correction WO2003092164A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003224536A AU2003224536A1 (en) 2002-04-26 2003-04-14 Digital-to-analog converter having error correction
US10/972,947 US6946983B2 (en) 2002-04-26 2004-10-25 Digital-to-analog converter having error correction

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE0201272A SE523353C2 (en) 2002-04-26 2002-04-26 Digital / Analog converter with error compensation
SE0201272-2 2002-04-26

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/972,947 Continuation US6946983B2 (en) 2002-04-26 2004-10-25 Digital-to-analog converter having error correction

Publications (2)

Publication Number Publication Date
WO2003092164A2 WO2003092164A2 (en) 2003-11-06
WO2003092164A3 true WO2003092164A3 (en) 2003-12-11

Family

ID=20287700

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE2003/000595 WO2003092164A2 (en) 2002-04-26 2003-04-14 Digital-to-analog converter having error correction

Country Status (5)

Country Link
CN (1) CN100517973C (en)
AU (1) AU2003224536A1 (en)
SE (1) SE523353C2 (en)
TW (1) TW557634B (en)
WO (1) WO2003092164A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE602004015276D1 (en) 2004-08-06 2008-09-04 Verigy Pte Ltd Singapore Improved analog signal generation by means of a delta-sigma modulator
KR100865180B1 (en) * 2004-11-24 2008-10-23 로무 가부시키가이샤 Reference current generating circuit, organic el drive circuit and organic el display employing it
WO2008002858A2 (en) * 2006-06-28 2008-01-03 Analog Devices, Inc. Return-to-hold switching scheme for dac output stage
FR3005815B1 (en) * 2013-05-17 2019-09-20 Thales SYSTEM FOR GENERATING AN ANALOG SIGNAL
CN109639276B (en) * 2018-11-23 2022-12-02 华中科技大学 Double-time-interleaved current-steering DAC with DRRZ correction function

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1033817A1 (en) * 1997-03-18 2000-09-06 Nippon Columbia Co., Ltd. Distortion detecting device, distortion correcting device, and distortion correcting method for digital audio signal
US6232899B1 (en) * 1991-02-22 2001-05-15 Cirrus Logic Inc. Analogue and digital convertors
US6271781B1 (en) * 1998-06-10 2001-08-07 Lockheed Martin Corporation Nonlinear filter correction of multibit ΣΔ modulators
WO2002027944A2 (en) * 2000-09-29 2002-04-04 Teradyne, Inc. Digital to analog converter employing sigma-delta loop and feedback dac model

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6232899B1 (en) * 1991-02-22 2001-05-15 Cirrus Logic Inc. Analogue and digital convertors
EP1033817A1 (en) * 1997-03-18 2000-09-06 Nippon Columbia Co., Ltd. Distortion detecting device, distortion correcting device, and distortion correcting method for digital audio signal
US6271781B1 (en) * 1998-06-10 2001-08-07 Lockheed Martin Corporation Nonlinear filter correction of multibit ΣΔ modulators
WO2002027944A2 (en) * 2000-09-29 2002-04-04 Teradyne, Inc. Digital to analog converter employing sigma-delta loop and feedback dac model

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
WIKNER J.J. AND TAN N.: "Modeling of CMOS digital-to-analog converters for telecommunications", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, vol. 46, no. 5, May 1999 (1999-05-01), pages 489 - 499, XP000908468, DOI: doi:10.1109/82.769797 *

Also Published As

Publication number Publication date
AU2003224536A1 (en) 2003-11-10
SE523353C2 (en) 2004-04-13
TW557634B (en) 2003-10-11
SE0201272D0 (en) 2002-04-26
CN100517973C (en) 2009-07-22
CN1650524A (en) 2005-08-03
SE0201272L (en) 2003-10-27
WO2003092164A2 (en) 2003-11-06

Similar Documents

Publication Publication Date Title
US6943620B2 (en) Delta-sigma amplifiers with output stage supply voltage variation compensations and methods and digital amplifier systems using the same
US6373334B1 (en) Real time correction of a digital PWM amplifier
AU2003301779A1 (en) Converter, circuit and method for compensation of non-idealities in continuous time sigma delta converters
US6344812B1 (en) Delta sigma digital-to-analog converter
AU685023B2 (en) Digital-to-analog converter (DAC) and method that produce anapproximately piecewise linear analog waveform
AU2003240177A1 (en) Digital delta-sigma modulator in a fractional-n frequency synthesizer
CA2140536A1 (en) Apparatus and Method for Producing an Analog Output Signal from a Digital Input Word
TW200631326A (en) Method and related apparatus for digital/analogue conversion
WO2002063777A3 (en) Delta sigma converter incorporating a multiplier
US20130082853A1 (en) Digital to analog converter
CN102163975A (en) High resolution delta-sigma digital-to-analog converter
CN1809962B (en) High-resolution digital-to-analog converter
WO2003092164A3 (en) Digital-to-analog converter having error correction
US6677876B1 (en) Differential sigma-delta DAC with dynamic spectral shaping
EP2579463B1 (en) Digital to analog converter with gradient error correction
AU2003249525A1 (en) Digital-to-analog converter comprising means for improving the conversion linearity
US9621185B1 (en) Apparatus for differential amplitude pulse width modulation digital-to-analog conversion and method for encoding output signal thereof
JPS6091727A (en) Digital-analog converter
WO2003052939A3 (en) Sigma delta a/d converter with firdac converter
WO2004070951A3 (en) Servo system, apparatus comprising a servo system, sigma delta modulator, and integrated circuit comprising a sigma delta modulator
Cheung et al. Implementation of 12-bit delta-sigma DAC with MSC12xx controller
JP2003060504A (en) A/d conversion apparatus and error correction device for a/d converter
JPS5923622A (en) Digital-analog converter
WO2002061950A3 (en) Sigma-delta modulator for digitizing analog high frequency signals
JP2000232361A (en) D/a converter

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 10972947

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20038094525

Country of ref document: CN

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)