WO2003067604A3 - Circuit comprenant une plaquette equipee d'un element de memoire programmable - Google Patents

Circuit comprenant une plaquette equipee d'un element de memoire programmable Download PDF

Info

Publication number
WO2003067604A3
WO2003067604A3 PCT/DE2003/000100 DE0300100W WO03067604A3 WO 2003067604 A3 WO2003067604 A3 WO 2003067604A3 DE 0300100 W DE0300100 W DE 0300100W WO 03067604 A3 WO03067604 A3 WO 03067604A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory element
memory elements
printed board
circuit system
connection
Prior art date
Application number
PCT/DE2003/000100
Other languages
German (de)
English (en)
Other versions
WO2003067604A2 (fr
Inventor
Gunther Breu
Hans-Joachim Diehm
Wolfgang Gutbrod
Friedhelm Heinke
Mathias Kuhn
Original Assignee
Conti Temic Microelectronic
Gunther Breu
Hans-Joachim Diehm
Wolfgang Gutbrod
Friedhelm Heinke
Mathias Kuhn
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Conti Temic Microelectronic, Gunther Breu, Hans-Joachim Diehm, Wolfgang Gutbrod, Friedhelm Heinke, Mathias Kuhn filed Critical Conti Temic Microelectronic
Priority to EP03704211A priority Critical patent/EP1472699A2/fr
Publication of WO2003067604A2 publication Critical patent/WO2003067604A2/fr
Publication of WO2003067604A3 publication Critical patent/WO2003067604A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/57—Protection from inspection, reverse engineering or tampering
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Storage Device Security (AREA)

Abstract

Les circuits équipés d'éléments de mémoire programmables sont utilisés dans le domaine de la technologie des circuits pour remplir des fonctions déterminées. Ces fonctions sont définies à l'aide des données enregistrées dans les éléments de mémoire et peuvent être modifiées par reprogrammation de ces éléments. L'objectif de l'invention est de perfectionner ce type de circuit pour qu'une reprogrammation non autorisée des éléments de mémoire soit impossible. A cet effet, au moins une connexion de l'élément de mémoire destinée à la programmation dudit élément, de même que toutes les pistes conductrices de la plaquette reliées à cette connexion sont disposées de manière non visible de telle sorte qu'une mise en contact non destructive de cette connexion et des pistes conductrices reliées à celle-ci soit impossible. Ce circuit peut être utilisé comme appareil de commande dans un véhicule automobile.
PCT/DE2003/000100 2002-02-08 2003-01-16 Circuit comprenant une plaquette equipee d'un element de memoire programmable WO2003067604A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP03704211A EP1472699A2 (fr) 2002-02-08 2003-01-16 Circuit comprenant une plaquette equipee d'un element de memoire programmable

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10205208.5 2002-02-08
DE10205208A DE10205208A1 (de) 2002-02-08 2002-02-08 Schaltungsanordnung mit einer mit einem programmierbaren Speicherelement bestückten Leiterplatte

Publications (2)

Publication Number Publication Date
WO2003067604A2 WO2003067604A2 (fr) 2003-08-14
WO2003067604A3 true WO2003067604A3 (fr) 2003-12-11

Family

ID=27634809

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2003/000100 WO2003067604A2 (fr) 2002-02-08 2003-01-16 Circuit comprenant une plaquette equipee d'un element de memoire programmable

Country Status (4)

Country Link
US (1) US7218529B2 (fr)
EP (1) EP1472699A2 (fr)
DE (1) DE10205208A1 (fr)
WO (1) WO2003067604A2 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8351213B2 (en) * 2006-05-26 2013-01-08 Brian Gorrell Electrical assembly

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0417648A2 (fr) * 1989-09-09 1991-03-20 Mitsubishi Denki Kabushiki Kaisha Carte à puce
EP0510433A2 (fr) * 1991-04-26 1992-10-28 Hughes Aircraft Company Structure de circuit sûr
US5233505A (en) * 1991-12-30 1993-08-03 Yeng-Ming Chang Security device for protecting electronically-stored data
DE19512266A1 (de) * 1994-09-23 1996-03-28 Rainer Jacob Vorrichtung zum Schutz einer elektronischen Schaltung vor Manipulation
DE19511775C1 (de) * 1995-03-30 1996-10-17 Siemens Ag Trägermodul, insb. zum Einbau in einen kartenförmigen Datenträger, mit Schutz gegen die Untersuchung geheimer Bestandteile
EP0827203A2 (fr) * 1996-08-20 1998-03-04 International Business Machines Corporation Système de minimalisation de décalage d'horloge pour circuits intégrés
US5824571A (en) * 1995-12-20 1998-10-20 Intel Corporation Multi-layered contacting for securing integrated circuits
US6233339B1 (en) * 1996-10-25 2001-05-15 Fuji Xerox Co., Ltd. Physical property based cryptographics
US6273339B1 (en) * 1999-08-30 2001-08-14 Micron Technology, Inc. Tamper resistant smart card and method of protecting data in a smart card

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4604644A (en) * 1985-01-28 1986-08-05 International Business Machines Corporation Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making
JP3400877B2 (ja) * 1994-12-14 2003-04-28 三菱電機株式会社 半導体装置及びその製造方法
US5909056A (en) * 1997-06-03 1999-06-01 Lsi Logic Corporation High performance heat spreader for flip chip packages
JPH1131784A (ja) * 1997-07-10 1999-02-02 Rohm Co Ltd 非接触ｉｃカード
US6448665B1 (en) * 1997-10-15 2002-09-10 Kabushiki Kaisha Toshiba Semiconductor package and manufacturing method thereof
US6191360B1 (en) * 1999-04-26 2001-02-20 Advanced Semiconductor Engineering, Inc. Thermally enhanced BGA package
US6366467B1 (en) * 2000-03-31 2002-04-02 Intel Corporation Dual-socket interposer and method of fabrication therefor
TW511195B (en) * 2000-05-30 2002-11-21 Hitachi Ltd Semiconductor device and mobile communication terminal
US6566748B1 (en) * 2000-07-13 2003-05-20 Fujitsu Limited Flip-chip semiconductor device having an improved reliability

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0417648A2 (fr) * 1989-09-09 1991-03-20 Mitsubishi Denki Kabushiki Kaisha Carte à puce
EP0510433A2 (fr) * 1991-04-26 1992-10-28 Hughes Aircraft Company Structure de circuit sûr
US5233505A (en) * 1991-12-30 1993-08-03 Yeng-Ming Chang Security device for protecting electronically-stored data
DE19512266A1 (de) * 1994-09-23 1996-03-28 Rainer Jacob Vorrichtung zum Schutz einer elektronischen Schaltung vor Manipulation
DE19511775C1 (de) * 1995-03-30 1996-10-17 Siemens Ag Trägermodul, insb. zum Einbau in einen kartenförmigen Datenträger, mit Schutz gegen die Untersuchung geheimer Bestandteile
US5824571A (en) * 1995-12-20 1998-10-20 Intel Corporation Multi-layered contacting for securing integrated circuits
EP0827203A2 (fr) * 1996-08-20 1998-03-04 International Business Machines Corporation Système de minimalisation de décalage d'horloge pour circuits intégrés
US6233339B1 (en) * 1996-10-25 2001-05-15 Fuji Xerox Co., Ltd. Physical property based cryptographics
US6273339B1 (en) * 1999-08-30 2001-08-14 Micron Technology, Inc. Tamper resistant smart card and method of protecting data in a smart card

Also Published As

Publication number Publication date
US7218529B2 (en) 2007-05-15
US20030151138A1 (en) 2003-08-14
WO2003067604A2 (fr) 2003-08-14
DE10205208A1 (de) 2003-09-18
EP1472699A2 (fr) 2004-11-03

Similar Documents

Publication Publication Date Title
WO2008039886A3 (fr) Memoire principale dans un système comprenant un dispositif de commande de mémoire configuré de manière à commander l'accès à une mémoire non volatile, et technologies associées
DE69840558D1 (de) Mikrokontroller, Datenverarbeitungssystem und Taskschaltungssteuerungsverfahren
DE60221309D1 (de) Flash-Speicherkarteverbinder, Verbinderanordnung mit dem Verbinder und elektronisches Gerät mit der Verbinderanordnung
DE59406518D1 (de) Schaltungsanordnung für sicherheitskritische regelungssysteme
WO2005041251A3 (fr) Cellules de retard a commande numerique
GB2385174B (en) Memory control within data processing systems
ATE377794T1 (de) Speicherschaltung mit nichtflüchtigem ram und ram
WO2002087269A3 (fr) Systeme et procede permettant de securiser des informations dans une memoire
WO2003084065A1 (fr) Circuit integre, dispositif a circuit integre, procede de structuration d'un dispositif a circuit integre et procede de fabrication d'un dispositif a circuit integre
WO2002059801A3 (fr) Systemes de donnees a faisceau de cables
DE59713047D1 (de) Elektronische datenverarbeitungsschaltung
DE3687917D1 (de) System zur fuetterung von reprogrammierungsdaten in einen eingebetteten prozessor.
WO2002096707A3 (fr) Dispositif de commande de systemes electriques
DE60302403D1 (de) Funktionsversagensermittlung an Schraubenspindel betätigen, durch Bruch von mit Leiterdraht versehenen Scherstiften
DE59910873D1 (de) Steuerungsanlage für elektronische Steuerungs- und Automatisierungssysteme
DE60203361D1 (de) Verbinder, elektronisches Gerät und Kontrollverfahren für elektronisches Gerät
WO2002071196A3 (fr) Procede et dispositif pour la mise en forme et/ou le traitement de donnees
WO2003067604A3 (fr) Circuit comprenant une plaquette equipee d'un element de memoire programmable
TW200715247A (en) Electro-optical device and electronic apparatus
BR9901102B1 (pt) sistema de controle de motor eletrÈnico possuindo calculador de torque de motor final.
EP1151383A4 (fr) Memoire auto-associative adressable par donnees d'entree a forme redondante
WO2003012794A3 (fr) Decodeur a acces aleatoire
TW200709032A (en) Dual- processor multimedia system, and method for fast activation of the multimedia system
US20080136733A1 (en) Modular antenna panel
TW200705443A (en) Method of programming a memory device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003704211

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2003704211

Country of ref document: EP