WO2003046738A1 - Method employed by a base station for transferring data - Google Patents

Method employed by a base station for transferring data Download PDF

Info

Publication number
WO2003046738A1
WO2003046738A1 PCT/US2002/036957 US0236957W WO03046738A1 WO 2003046738 A1 WO2003046738 A1 WO 2003046738A1 US 0236957 W US0236957 W US 0236957W WO 03046738 A1 WO03046738 A1 WO 03046738A1
Authority
WO
WIPO (PCT)
Prior art keywords
data block
data
bits
nibble
block
Prior art date
Application number
PCT/US2002/036957
Other languages
French (fr)
Inventor
Joseph Gredone
Alfred Stufflet
Timothy A. Axness
Original Assignee
Interdigital Technology Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/990,060 external-priority patent/US7069464B2/en
Application filed by Interdigital Technology Corporation filed Critical Interdigital Technology Corporation
Priority to JP2003548101A priority Critical patent/JP3951240B2/en
Priority to AU2002365548A priority patent/AU2002365548A1/en
Priority to EP02803987A priority patent/EP1446723B1/en
Priority to MXPA04004788A priority patent/MXPA04004788A/en
Priority to DE60221271T priority patent/DE60221271T2/en
Priority to KR1020047007575A priority patent/KR100623470B1/en
Priority to CA002467844A priority patent/CA2467844C/en
Publication of WO2003046738A1 publication Critical patent/WO2003046738A1/en
Priority to NO20042467A priority patent/NO20042467L/en
Priority to HK05103417A priority patent/HK1069906A1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
    • G11C7/1033—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages, e.g. nibble read-write mode
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/107—Serial-parallel conversion of data or prefetch

Definitions

  • the invention relates to bus data transfers.
  • the invention relates to reducing the number of lines used to transfer bus data.
  • Figure 1 One example of a bus used to transfer data is shown in Figure 1.
  • Figure 1 One example of a bus used to transfer data is shown in Figure 1.
  • a communication station such as a base station or user equipment, transmits (TX) and receives (RX) signals.
  • TX transmits
  • RX receives
  • the GCs 30, 32 adjust the gain on the RX and TX signals.
  • a GC controller 38 is used to control the gain parameters for the GCs 30, 32.
  • the GC controller 38 uses a power control bus, such as a sixteen line bus 34, 36, to send a gain value for the TX 36 and RX 34 signals, such as eight lines for each.
  • the power control bus lines 34, 36 allow for a fast data transfer, it requires either many pins on the GCs 30, 32 and the GC controller 38 or many connections between the GCs 30, 32 and GC controller 38 on an integrated circuit (IC), such as an application specific IC (ASIC).
  • IC integrated circuit
  • ASIC application specific IC
  • Increasing the number of pins requires additional circuit board space and connections.
  • Increasing IC connections uses valuable IC space. The large number of pins or connections may increase the cost of a bus depending on the implementation.
  • a hybrid serial/parallel bus interface has a data block demultiplexing device.
  • the data block demultiplexing device has an input configured to receive a data block and demultiplexes the data block into a plurality of nibbles.
  • a parallel to serial converter converts the nibble into serial data.
  • a line transfers each nibble's serial data.
  • a serial to parallel converter converts each nibble's serial data to recover that nibble.
  • a data block reconstruction device combines the recovered nibbles into the data block.
  • Figure 1 is an illustration of a RX and TX GC and a GC controller.
  • Figure 2 is a block diagram of a hybrid parallel/serial bus interface.
  • Figure 3 is a flow chart for transferring data blocks using a hybrid parallel/serial bus interface.
  • Figure 4 illustrates demultiplexing a block into a most significant and least significant nibble.
  • Figure 5 illustrates demultiplexing a block using data interleaving.
  • Figure 6 is a block diagram of a bi-directional hybrid parallel/serial bus interface.
  • Figure 7 is a diagram of an implementation of one bi-directional line.
  • Figure 8 is a timing diagram illustrating start bits.
  • Figure 9 is a block diagram of a function controllable hybrid parallel/serial bus interface.
  • Figure 10 is a timing diagram of start bits for a function controllable hybrid parallel/serial bus interface.
  • Figure 11 is a table of an implementation of start bits indicating functions.
  • Figure 12 is a block diagram of a destination controlling hybrid parallel/serial bus interface.
  • Figure 13 is a table of an implementation of start bits indicating destinations.
  • Figure 14 is a table of an implementation of start bits indicating destinations/functions .
  • Figure 15 is a block diagram of a destinations/functions controlling hybrid parallel/serial bus interface.
  • Figure 16 is a flow chart for start bits indicating destinations/functions.
  • Figure 17 is a block diagram for a positive and negative clock edge hybrid parallel/serial bus interface.
  • Figure 18 is a timing diagram for a positive and negative clock edge hybrid parallel/serial bus interface.
  • Figure 19 is a block diagram of a 2-line GC/GC controller bus.
  • Figure 20 is a block diagram of a 3-line GC/GC controller bus.
  • Figure 2 is a block diagram of a hybrid parallel/serial bus interface
  • Figure 3 is a flow chart of hybrid parallel/serial bus interface data transfer.
  • a data block is to be transferred across the interface i 44 from node 1 50 to node 2 52.
  • a data block demultiplexing device 40 receives the block and demultiplexes it into i nibbles for transfer over i data transfer lines 44, (56).
  • the value for i is based on a tradeoff between number of connections and transfer speed.
  • One approach to determine i is to first determine a maximum latency permitted to transfer the data block. Based on the allowed maximum latency, a minimum number of lines required to transfer the block is determined. Using the minimum number of lines, the lines used to transfer the data is selected to be at least the minimum.
  • the lines 44 may be the pins and their associated connections on a circuit board or connections on an IC.
  • One approach to demultiplex into nibbles divides the block into a most significant to a least significant nibble. To illustrate for an eight bit block transfer over two lines as shown in Figure 4, the block is demultiplexed into a four bit most significant nibble and a four bit least significant nibble. [0032] Another approach interleaves the block across the i nibbles. The first i bits of the block become the first bit in each nibble. The second i bits become the second bit in each nibble and so on until the last i bits. To illustrate for an eight bit block over two connections as shown in Figure 5, the first bit is mapped to the first bit of nibble one. The second bit is mapped to the first bit of nibble two. The third bit is mapped to the second bit of nibble one and so on until the last bit is mapped to the last bit of nibble two.
  • Each nibble is sent to a corresponding one of i parallel to serial (P/S) converters 42, (58), converted from parallel bits to serial bits, and transferred serially across its line, (60).
  • P/S parallel to serial
  • S/P serial to parallel
  • Each S/P converter 46 converts the transmitted serial data into its original nibble, (62).
  • the i recovered nibbles are processed by a data block reconstruction device 48 to reconstruct the original data block, (64).
  • the i connections are used to transfer data in both directions as shown in Figure 6. Information data may be transferred in both directions or information may be sent in one direction and an acknowledgment sent back in the other direction.
  • a data block for transfer from node 1 50 to node 2 52 is received by the data block demultiplexing and reconstruction device 66.
  • the demultiplexing and reconstruction device 66 demultiplexes the block into i nibbles, i P/S converters 68 convert each nibble into serial data.
  • a set of multiplexers (MUXs)/DEMUXs 71 couples each P/S converter 68 to a corresponding one of the i lines 44.
  • another set of MUXs/DEMUXs 75 connects the lines 44 to a set of S/P converters 72.
  • the S/P converters 72 convert the received serial data of each nibble into the originally transmitted nibbles.
  • the received nibbles are reconstructed by a data block demultiplexing and reconstruction device 76 into the original data block and output as the received data block.
  • a data block is received by the data block demultiplexing and reconstruction device 76. That block is demultiplexed into nibbles and the nibbles are sent to a set of P/S converters 74.
  • the P/S converters 74 convert each nibble into serial format for transfer across the i lines 44.
  • a Node 2 set of MUXs/DEMUXs 75 couples the P/S converters 74 to the i lines 44 and a Node 1 set of MUXs/DEMUXs 71 couples the lines 44 to i S/P converters 70.
  • the S/P converters 70 convert the transmitted data into its original nibbles.
  • FIG. 7 is a simplified diagram of one implementation of bidirectional switching circuits.
  • the serial output from the node 1 P/S converter 68 is input into a tri-statable buffer 78.
  • the buffer 78 has another input coupled to a voltage representing a high state.
  • the output of the buffer 78 is the serial data which is sent via the line 85 to a Node 2 tri-statable buffer 84.
  • a resistor 86 is coupled between the line 85 and ground.
  • the Node 2 buffer 84 passes the serial data to a Node 2 S/P converter 72.
  • the serial output from the Node 2 P/S converter 74 is input into a tri- statable buffer 72. That buffer 72 also having another input coupled to a high voltage.
  • the serial output of that buffer 82 is sent via the line 85 to a Node 1 tri-statable buffer 80.
  • the Node 1 buffer 80 passes the serial data to a Node 1 S/P converter 70.
  • some of the i lines 44 may transfer data in one direction and the other i lines 44 transfer data in another direction.
  • a data block is received for transmission to Node 2 52. Based on the data throughput rate required for the block and the traffic demand in the opposite direction, j, being a value from 1 to i, of the connections are used to transfer the block.
  • the block is broken into j nibbles and converted to j sets of serial data using j of the i P/S converters 68.
  • a corresponding number of j Node 2 S/P converters 72 and the Node 2 data block separation and reconstruction device 76 recovers the data block.
  • up to i-j or k lines are used to transfer block data.
  • a synchronous clock is used to synchronize the timing of the various components.
  • a start bit is sent. As shown in Figure 8, each line is at its normal zero level. A start bit is sent indicating the beginning of the block transfer. In this example, all the lines send a start bit, although it is only necessary to send a start bit over one line. If a start bit, such as a one value, is sent over any line, the receiving node realizes that the block data transfer has begun.
  • Each serial nibble is sent through its corresponding line. After transfer of the nibbles, the lines return to their normal state, such as all low.
  • the start bits are also used as an indicator of functions to be performed.
  • An illustration of such an implementation is shown in Figure 9.
  • Figure 10 if any of the connections's first bits are a one, the receiving node realizes block data is to be transferred.
  • Figure 11 for a GC controller implementation, three combinations of start bits are used, "01,” “10” and "11.” "00" indicates a start bit was not sent. Each combination represents a function.
  • "01" indicates that a relative decrease function should be performed, such as decreasing the data block value by 1.
  • a “10” indicates that a relative increase function should be performed, such as increasing the data block value by 1.
  • a " 11 " indicates an absolute value function, where the block maintains the same value.
  • the start bits indicate a destination device.
  • the combination of start bits relates to a destination device 88-92 for the transferred data block.
  • a "01 " represents device 1 ; a " 10" represents device 2; and a "11" represents device 3.
  • the reconstructed block is sent to the corresponding device 88-92.
  • additional start bits may be used. For n starting bits over each of i lines, up to i n + 1 - 1 devices are selected.
  • the start bits may be used to represent both function and destination device.
  • Figure 14 shows a three connection system having two devices, such as a RX and TX GC. Using the start bit for each line, three functions for two devices is shown. In this example, the start bit for line 3 represents the target device, a "0" for device 1 and a “1" for device 2.
  • the bits for connections 2 and 3 represent the performed function.
  • a "11” represents an absolute value function; a "10” represents a relative increase function; and a "01” represents a relative decrease. All three start bits as a zero, "000,” is the normal non-data transfer state and "001" is not used. Additional bits may be used to add more functions or devices. For n starting bits over each of i lines, up to i n+ l -1 function/device combinations are possible.
  • Figure 15 is a block diagram for a system implementing the start bits indicating both function and destination device.
  • the recovered nibbles are received by the data block reconstruction device 48.
  • the processing device 86 Based on the received start bits, the processing device 86 performs the indicated function and the processed block is sent to the indicated destination device 88-92.
  • the start bits indicating the function/destination are added to each nibble, (94).
  • the nibbles are sent via the i lines, (96).
  • the proper function is performed on the data block, the data block is sent to the appropriate destination or both, (98).
  • FIG. 17 An odd P/S device set 102, having i P/S devices, has its clock signal inverted by an invertor 118. As a result, the inverted clock signal is half a clock cycle delayed with respect to the system clock.
  • a set of i MUXs 106 select at twice the clock rate between the even P/S device set 104 and the odd P/S device set 102.
  • the resulting data transferred over each connection is at twice the clock rate.
  • At the other end of each connection is a corresponding DEMUX 108.
  • the DEMUXs 108 sequentially couple each line 44 to an even 112 and odd 110 buffer, at twice the clock rate.
  • Each buffer 112, 110 receives a corresponding even and odd bit and holds that value for a full clock cycle.
  • An even 116 and odd 114 set of S/P devices recover the even and odd nibbles.
  • a data block reconstruction device 122 reconstructs the data block from the transferred nibbles.
  • Figure 18 illustrates the data transfer over a line of a system using the positive and negative clock edge. Even data and odd data to be transferred over line 1 is shown. The hatching indicates the negative clock edge data in the combined signal and no hatching the even. As shown, the data transfer rate is increased by two.
  • Figure 19 is a preferred implementation of the hybrid parallel/serial interface used between a GC controller 38 and a GC 124.
  • a data block such as having 16 bits of GC control data (8 bits RX and 8 bits TX), is sent from the GC controller 38 to a data block demultiplexing device 40. The data block is demultiplexed into two nibbles, such as two eight bit nibbles.
  • a start bit is added to each nibble, such as making 9 bits per nibble.
  • the two nibbles are transferred over two lines using two P/S converters 42.
  • the S/P converters 46 upon detecting the start bitS j convert the received nibbles to parallel format.
  • the data block reconstruction device reconstructs the original 16 bits to control the gain of the GC 124. If a function is indicated by the start bits, such as in Figure 11, the AGC 124 performs that function on the received block prior to adjusting the gain.
  • Figure 20 is another preferred implementation for a hybrid parallel/serial converter, using three (3) lines, between a GC controller 38 and a RX GC 30 and TX GC 32.
  • the GC controller 38 sends a data block to the GC 30, 32 with proper RX and TX gain values and start bits, such as per Figure 14. If the start bits per Figure 14 are used, Device 1 is the RX GC 30 and Device 2 is the TX GC 32.
  • the data block demultiplexing device 40 demultiplexes the data block into three nibbles for transfer over the three lines. Using the three P/S converters 42 and three S/P converters 46, the nibbles are transferred serially over the lines and converted into the original nibbles.
  • the data block reconstruction device 48 reconstructs the original data block and performs the function as indicated by the start bits, such as relative increase, relative decrease and absolute value. The resulting data is sent to either the RX or TX GC 30, 32 as indicated by the start bits.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Information Transfer Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Communication Control (AREA)
  • Dc Digital Transmission (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

A hybrid serial/parallel bus interface method for a base station has a data block demultiplexing device (40). The data block demultiplexing device has an input configured to receive a data block and demultiplexes the data block into a plurality of nibbles. For each nibble, a parallel to serial converter (42) converts the nibble into serial data. A line (44) transfers each nibble's serial data. A serial to parallel converter (46) converts each nibble's serial data to recover that nibble. A data block reconstruction device (48) combines the recovered nibbles into the data block.

Description

[0001] METHOD EMPLOYED BY A BASE STATION
FOR TRANSFERRING DATA
[0002] BACKGROUND
[0003] The invention relates to bus data transfers. In particular, the invention relates to reducing the number of lines used to transfer bus data.
[0004] One example of a bus used to transfer data is shown in Figure 1. Figure
1 is an illustration of a receive and transmit gain controllers (GCs) 30, 32 and a GC controller 38 for use in a wireless communication system. A communication station, such as a base station or user equipment, transmits (TX) and receives (RX) signals. To control the gain of these signals, to be within the operating ranges of other reception/transmission components, the GCs 30, 32 adjust the gain on the RX and TX signals.
[0005] To control the gain parameters for the GCs 30, 32, a GC controller 38 is used. As shown in Figure 1, the GC controller 38 uses a power control bus, such as a sixteen line bus 34, 36, to send a gain value for the TX 36 and RX 34 signals, such as eight lines for each. Although the power control bus lines 34, 36 allow for a fast data transfer, it requires either many pins on the GCs 30, 32 and the GC controller 38 or many connections between the GCs 30, 32 and GC controller 38 on an integrated circuit (IC), such as an application specific IC (ASIC). Increasing the number of pins requires additional circuit board space and connections. Increasing IC connections uses valuable IC space. The large number of pins or connections may increase the cost of a bus depending on the implementation.
[0006] Accordingly, it is desirable to have other data transfer approaches.
[0007] SUMMARY
[0008] A hybrid serial/parallel bus interface has a data block demultiplexing device. The data block demultiplexing device has an input configured to receive a data block and demultiplexes the data block into a plurality of nibbles. For each nibble, a parallel to serial converter converts the nibble into serial data. A line transfers each nibble's serial data. A serial to parallel converter converts each nibble's serial data to recover that nibble. A data block reconstruction device combines the recovered nibbles into the data block.
[0009] BRIEF DESCRIPTION OF THE DRAWING(S)
[0010] Figure 1 is an illustration of a RX and TX GC and a GC controller.
[0011] Figure 2 is a block diagram of a hybrid parallel/serial bus interface.
[0012] Figure 3 is a flow chart for transferring data blocks using a hybrid parallel/serial bus interface.
[0013] Figure 4 illustrates demultiplexing a block into a most significant and least significant nibble.
[0014] Figure 5 illustrates demultiplexing a block using data interleaving.
[0015] Figure 6 is a block diagram of a bi-directional hybrid parallel/serial bus interface.
[0016] Figure 7 is a diagram of an implementation of one bi-directional line.
[0017] Figure 8 is a timing diagram illustrating start bits.
[0018] Figure 9 is a block diagram of a function controllable hybrid parallel/serial bus interface.
[0019] Figure 10 is a timing diagram of start bits for a function controllable hybrid parallel/serial bus interface.
[0020] Figure 11 is a table of an implementation of start bits indicating functions.
[0021] Figure 12 is a block diagram of a destination controlling hybrid parallel/serial bus interface.
[0022] Figure 13 is a table of an implementation of start bits indicating destinations. [0023] Figure 14 is a table of an implementation of start bits indicating destinations/functions .
[0024] Figure 15 is a block diagram of a destinations/functions controlling hybrid parallel/serial bus interface.
[0025] Figure 16 is a flow chart for start bits indicating destinations/functions.
[0026] Figure 17 is a block diagram for a positive and negative clock edge hybrid parallel/serial bus interface.
[0027] Figure 18 is a timing diagram for a positive and negative clock edge hybrid parallel/serial bus interface.
[0028] Figure 19 is a block diagram of a 2-line GC/GC controller bus.
[0029] Figure 20 is a block diagram of a 3-line GC/GC controller bus.
[0030] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT(S)
[0031] Figure 2 is a block diagram of a hybrid parallel/serial bus interface and
Figure 3 is a flow chart of hybrid parallel/serial bus interface data transfer. A data block is to be transferred across the interface i 44 from node 1 50 to node 2 52. A data block demultiplexing device 40 receives the block and demultiplexes it into i nibbles for transfer over i data transfer lines 44, (56). The value for i is based on a tradeoff between number of connections and transfer speed. One approach to determine i is to first determine a maximum latency permitted to transfer the data block. Based on the allowed maximum latency, a minimum number of lines required to transfer the block is determined. Using the minimum number of lines, the lines used to transfer the data is selected to be at least the minimum. The lines 44 may be the pins and their associated connections on a circuit board or connections on an IC. One approach to demultiplex into nibbles divides the block into a most significant to a least significant nibble. To illustrate for an eight bit block transfer over two lines as shown in Figure 4, the block is demultiplexed into a four bit most significant nibble and a four bit least significant nibble. [0032] Another approach interleaves the block across the i nibbles. The first i bits of the block become the first bit in each nibble. The second i bits become the second bit in each nibble and so on until the last i bits. To illustrate for an eight bit block over two connections as shown in Figure 5, the first bit is mapped to the first bit of nibble one. The second bit is mapped to the first bit of nibble two. The third bit is mapped to the second bit of nibble one and so on until the last bit is mapped to the last bit of nibble two.
[0033] Each nibble is sent to a corresponding one of i parallel to serial (P/S) converters 42, (58), converted from parallel bits to serial bits, and transferred serially across its line, (60). On the opposing end of each line is a serial to parallel (S/P) converter 46. Each S/P converter 46 converts the transmitted serial data into its original nibble, (62). The i recovered nibbles are processed by a data block reconstruction device 48 to reconstruct the original data block, (64). [0034] In another, bidirectional, approach, the i connections are used to transfer data in both directions as shown in Figure 6. Information data may be transferred in both directions or information may be sent in one direction and an acknowledgment sent back in the other direction. A data block for transfer from node 1 50 to node 2 52 is received by the data block demultiplexing and reconstruction device 66. The demultiplexing and reconstruction device 66 demultiplexes the block into i nibbles, i P/S converters 68 convert each nibble into serial data. A set of multiplexers (MUXs)/DEMUXs 71 couples each P/S converter 68 to a corresponding one of the i lines 44. At node 2 52, another set of MUXs/DEMUXs 75 connects the lines 44 to a set of S/P converters 72. The S/P converters 72 convert the received serial data of each nibble into the originally transmitted nibbles. The received nibbles are reconstructed by a data block demultiplexing and reconstruction device 76 into the original data block and output as the received data block.
[0035] For blocks transferred from Node 2 52 to Node 1 50, a data block is received by the data block demultiplexing and reconstruction device 76. That block is demultiplexed into nibbles and the nibbles are sent to a set of P/S converters 74. The P/S converters 74 convert each nibble into serial format for transfer across the i lines 44. A Node 2 set of MUXs/DEMUXs 75 couples the P/S converters 74 to the i lines 44 and a Node 1 set of MUXs/DEMUXs 71 couples the lines 44 to i S/P converters 70. The S/P converters 70 convert the transmitted data into its original nibbles. The data block demultiplexing and reconstruction device 66 reconstructs the data block from the received nibbles to output the received data block. Since data is only sent in one direction at a time, this implementation operates in a half duplex mode. [0036] Figure 7 is a simplified diagram of one implementation of bidirectional switching circuits. The serial output from the node 1 P/S converter 68 is input into a tri-statable buffer 78. The buffer 78 has another input coupled to a voltage representing a high state. The output of the buffer 78 is the serial data which is sent via the line 85 to a Node 2 tri-statable buffer 84. A resistor 86 is coupled between the line 85 and ground. The Node 2 buffer 84 passes the serial data to a Node 2 S/P converter 72. Similarly, the serial output from the Node 2 P/S converter 74 is input into a tri- statable buffer 72. That buffer 72 also having another input coupled to a high voltage. The serial output of that buffer 82 is sent via the line 85 to a Node 1 tri-statable buffer 80. The Node 1 buffer 80 passes the serial data to a Node 1 S/P converter 70. [0037] In another implementation, some of the i lines 44 may transfer data in one direction and the other i lines 44 transfer data in another direction. At Node 1 50, a data block is received for transmission to Node 2 52. Based on the data throughput rate required for the block and the traffic demand in the opposite direction, j, being a value from 1 to i, of the connections are used to transfer the block. The block is broken into j nibbles and converted to j sets of serial data using j of the i P/S converters 68. A corresponding number of j Node 2 S/P converters 72 and the Node 2 data block separation and reconstruction device 76 recovers the data block. In the opposite direction, up to i-j or k lines are used to transfer block data. [0038] In a preferred implementation of the bidirectional bus for use in a gain control bus, a gain control value is sent in one direction and an acknowledgment signal is sent back. Alternately, a gain control value is sent in one direction and a status of the gain control device in the other direction.
[0039] One implementation of the hybrid parallel/serial interface is in a synchronous system and is described in conjunction with Figure 8. A synchronous clock is used to synchronize the timing of the various components. To indicate the start of the data block transfer, a start bit is sent. As shown in Figure 8, each line is at its normal zero level. A start bit is sent indicating the beginning of the block transfer. In this example, all the lines send a start bit, although it is only necessary to send a start bit over one line. If a start bit, such as a one value, is sent over any line, the receiving node realizes that the block data transfer has begun. Each serial nibble is sent through its corresponding line. After transfer of the nibbles, the lines return to their normal state, such as all low.
[0040] In another implementation, the start bits are also used as an indicator of functions to be performed. An illustration of such an implementation is shown in Figure 9. As shown in Figure 10, if any of the connections's first bits are a one, the receiving node realizes block data is to be transferred. As shown in the table of Figure 11 for a GC controller implementation, three combinations of start bits are used, "01," "10" and "11." "00" indicates a start bit was not sent. Each combination represents a function. In this illustration, "01" indicates that a relative decrease function should be performed, such as decreasing the data block value by 1. A "10" indicates that a relative increase function should be performed, such as increasing the data block value by 1. A " 11 " indicates an absolute value function, where the block maintains the same value. To increase the number of available functions, additional bits are used. For example, 2 starting bits per line are mapped to up to seven (7) functions or n starting bits for i lines are mapped up to in + 1 - 1 functions. The processing device 86 performs the function on the received data block as indicated by the starting bits. [0041 ] In another implementation as shown in Figure 12, the start bits indicate a destination device. As illustrated in Figure 13 for a two destination device/two line implementation, the combination of start bits relates to a destination device 88-92 for the transferred data block. A "01 " represents device 1 ; a " 10" represents device 2; and a "11" represents device 3. After receipt of the start bits of the data block reconstruction device 48, the reconstructed block is sent to the corresponding device 88-92. To increase the number of potential destination devices, additional start bits may be used. For n starting bits over each of i lines, up to in + 1 - 1 devices are selected.
[0042] As illustrated in the table of Figure 14, the start bits may be used to represent both function and destination device. Figure 14 shows a three connection system having two devices, such as a RX and TX GC. Using the start bit for each line, three functions for two devices is shown. In this example, the start bit for line 3 represents the target device, a "0" for device 1 and a "1" for device 2. The bits for connections 2 and 3 represent the performed function. A "11" represents an absolute value function; a "10" represents a relative increase function; and a "01" represents a relative decrease. All three start bits as a zero, "000," is the normal non-data transfer state and "001" is not used. Additional bits may be used to add more functions or devices. For n starting bits over each of i lines, up to in+l -1 function/device combinations are possible.
[0043] Figure 15 is a block diagram for a system implementing the start bits indicating both function and destination device. The recovered nibbles are received by the data block reconstruction device 48. Based on the received start bits, the processing device 86 performs the indicated function and the processed block is sent to the indicated destination device 88-92.
[0044] As shown in the flow chart of Figure 16, the start bits indicating the function/destination are added to each nibble, (94). The nibbles are sent via the i lines, (96). Using the start bits, the proper function is performed on the data block, the data block is sent to the appropriate destination or both, (98).
[0045] To increase the throughput in a synchronous system, both the positive
(even) and negative (odd) edge of the clock are used to transfer block data. One implementation is shown in Figure 17. The data block is received by a data block demultiplexing device 100 and demultiplexed into two (even and odd) sets of i nibbles. Each set of the i nibbles is sent to a respective set of i P/S devices 102, 104. As shown in Figure 17, an odd P/S device set 102, having i P/S devices, has its clock signal inverted by an invertor 118. As a result, the inverted clock signal is half a clock cycle delayed with respect to the system clock. A set of i MUXs 106 select at twice the clock rate between the even P/S device set 104 and the odd P/S device set 102. The resulting data transferred over each connection is at twice the clock rate. At the other end of each connection is a corresponding DEMUX 108. The DEMUXs 108 sequentially couple each line 44 to an even 112 and odd 110 buffer, at twice the clock rate. Each buffer 112, 110 receives a corresponding even and odd bit and holds that value for a full clock cycle. An even 116 and odd 114 set of S/P devices recover the even and odd nibbles. A data block reconstruction device 122 reconstructs the data block from the transferred nibbles.
[0046] Figure 18 illustrates the data transfer over a line of a system using the positive and negative clock edge. Even data and odd data to be transferred over line 1 is shown. The hatching indicates the negative clock edge data in the combined signal and no hatching the even. As shown, the data transfer rate is increased by two. [0047] Figure 19 is a preferred implementation of the hybrid parallel/serial interface used between a GC controller 38 and a GC 124. A data block, such as having 16 bits of GC control data (8 bits RX and 8 bits TX), is sent from the GC controller 38 to a data block demultiplexing device 40. The data block is demultiplexed into two nibbles, such as two eight bit nibbles. A start bit is added to each nibble, such as making 9 bits per nibble. The two nibbles are transferred over two lines using two P/S converters 42. The S/P converters 46 upon detecting the start bitSj convert the received nibbles to parallel format. The data block reconstruction device reconstructs the original 16 bits to control the gain of the GC 124. If a function is indicated by the start bits, such as in Figure 11, the AGC 124 performs that function on the received block prior to adjusting the gain.
[0048] Figure 20 is another preferred implementation for a hybrid parallel/serial converter, using three (3) lines, between a GC controller 38 and a RX GC 30 and TX GC 32. The GC controller 38 sends a data block to the GC 30, 32 with proper RX and TX gain values and start bits, such as per Figure 14. If the start bits per Figure 14 are used, Device 1 is the RX GC 30 and Device 2 is the TX GC 32. The data block demultiplexing device 40 demultiplexes the data block into three nibbles for transfer over the three lines. Using the three P/S converters 42 and three S/P converters 46, the nibbles are transferred serially over the lines and converted into the original nibbles. The data block reconstruction device 48 reconstructs the original data block and performs the function as indicated by the start bits, such as relative increase, relative decrease and absolute value. The resulting data is sent to either the RX or TX GC 30, 32 as indicated by the start bits.

Claims

CLAIMSWhat is claimed is:
1. A method employed by a base station for transferring data, comprising: providing a data block; demultiplexing the data block into a plurality of nibbles, each nibble having a plurality of bits; for each nibble: converting that nibble into serial data; providing a line and transferring the nibble serial data over the line; converting that nibble serial data into parallel data to recover that nibble; and combining the recovered nibbles into the data block.
2. The method of claim 1 wherein a number of bits in a data block is N and a number of the lines is i and 1 < i < N.
3. The method of claim 1 wherein a number of bits in a nibble is four and a number of lines is two.
4. A method employed by a base station for transferring a data block through an interface connecting a first node to a second node, the method comprising: demultiplexing the data block into m sets of n bits; adding a start bit to each of the m sets, the m start bits collectively representing one of a particular mathematical function or destination; transferring from the first node each of the m sets over a separate line; receiving at the second node each of the transferred m sets; and utilizing the received m sets in accordance with the m start bits.
5. The method of claim 4 wherein at least one of the m start bits being in a one state and when the interface is not transmitting data, all the separate lines being in a zero state.
6. The method of claim 4 wherein the m start bits represent a start of data transfer.
7. The method of claim 4 wherein the m start bits collectively represent a particular mathematical function and not a destination.
8. The method of claim 4 wherein functions that the m start bits collectively represent include a relative increase, a relative decrease and an absolute value functions.
9. The method of claim 4 wherein the m start bits collectively represent a particular destination and not a mathematical function.
10. The method of claim 9 wherein destinations that the m start bits collectively represent include a RX and TX gain controller.
11. The method of claim 4 wherein the m start bits collectively represent both a particularly mathematical function and a particular destination.
12. A method employed by a base station for determining a number of i bus connections required to transfer block data over a bus, each block of the block data having N number of bits, the method comprising: determining a maximum latency allowed for transfer of the block data; determining a minimum number of connections required to transfer the data block with the maximum latency; and determining i with i being a value at least the minimum number of required connections.
13. The method of claim 12 wherein the i bus connections correspond to i pins on a chip.
14. The method of claim 13 wherein 1 < i < N.
15. A method employed by a base station, comprising: producing a data block by a gain control (GC) controller, the data block having n bits representing a gain value; transferring the data block from the GC controller to a GC over i lines where 1 < i < n; receiving the data block at the GC; and adjusting a gain of the GC using the gain value of the data block.
16. The method of claim 15 further comprising: prior to the transferring the data block, demultiplexing the data block into a plurality of nibbles, each nibble for transfer over a different line of the lines; and after the receiving the data block, combining the nibbles into the data block.
17. The method of claim 16 wherein appended to each nibble is a start bit.
18. The method of claim 17 wherein the start bits indicate a mathematical function.
19. The method of claim 15 wherein mathematical functions indicated by the start bits include a relative increase, a relative decrease and an absolute value function.
20. The method of claim 15 wherein the GC includes a RX GC and a TX GC and the start bits indicate whether the data block is sent to the RX GC or TX GC.
PCT/US2002/036957 2001-11-21 2002-11-18 Method employed by a base station for transferring data WO2003046738A1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP2003548101A JP3951240B2 (en) 2001-11-21 2002-11-18 Method used by base station to transfer data
AU2002365548A AU2002365548A1 (en) 2001-11-21 2002-11-18 Method employed by a base station for transferring data
EP02803987A EP1446723B1 (en) 2001-11-21 2002-11-18 Method employed by a base station for transferring data
MXPA04004788A MXPA04004788A (en) 2001-11-21 2002-11-18 Method employed by a base station for transferring data.
DE60221271T DE60221271T2 (en) 2001-11-21 2002-11-18 PROCEDURE USED BY A BASIC STATION FOR TRANSFERRING DATA
KR1020047007575A KR100623470B1 (en) 2001-11-21 2002-11-18 Method employed by a base station for transferring data
CA002467844A CA2467844C (en) 2001-11-21 2002-11-18 Method employed by a base station for transferring data
NO20042467A NO20042467L (en) 2001-11-21 2004-06-14 Procedure used by a data transfer base station
HK05103417A HK1069906A1 (en) 2001-11-21 2005-04-21 Method employed by a base station for transferringdata

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US09/990,060 US7069464B2 (en) 2001-11-21 2001-11-21 Hybrid parallel/serial bus interface
US09/990,060 2001-11-21
US10/080,817 US6848018B2 (en) 2001-11-21 2002-02-22 Method employed by a base station for transferring data
US10/080,817 2002-02-22

Publications (1)

Publication Number Publication Date
WO2003046738A1 true WO2003046738A1 (en) 2003-06-05

Family

ID=26763970

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/036957 WO2003046738A1 (en) 2001-11-21 2002-11-18 Method employed by a base station for transferring data

Country Status (14)

Country Link
US (3) US7107479B2 (en)
EP (1) EP1446723B1 (en)
JP (2) JP3951240B2 (en)
CN (1) CN100346328C (en)
AT (1) ATE367682T1 (en)
AU (1) AU2002365548A1 (en)
CA (1) CA2467844C (en)
DE (1) DE60221271T2 (en)
ES (1) ES2287360T3 (en)
HK (1) HK1069906A1 (en)
MX (1) MXPA04004788A (en)
NO (1) NO20042467L (en)
TW (3) TWI287711B (en)
WO (1) WO2003046738A1 (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4257830B2 (en) * 2003-03-11 2009-04-22 パナソニック株式会社 Data transceiver
JP3780419B2 (en) * 2004-03-09 2006-05-31 セイコーエプソン株式会社 Data transfer control device and electronic device
US8223899B2 (en) 2007-03-23 2012-07-17 Qualcomm Incorporated Methods and apparatus for initial acquisition gain control in a communication system
US7827433B1 (en) * 2007-05-16 2010-11-02 Altera Corporation Time-multiplexed routing for reducing pipelining registers
US8510487B2 (en) * 2010-02-11 2013-08-13 Silicon Image, Inc. Hybrid interface for serial and parallel communication
US9846664B2 (en) 2010-07-09 2017-12-19 Cypress Semiconductor Corporation RFID interface and interrupt
US8686836B2 (en) 2010-07-09 2014-04-01 Cypress Semiconductor Corporation Fast block write using an indirect memory pointer
US9092582B2 (en) * 2010-07-09 2015-07-28 Cypress Semiconductor Corporation Low power, low pin count interface for an RFID transponder
US8957763B2 (en) 2010-07-09 2015-02-17 Cypress Semiconductor Corporation RFID access method using an indirect memory pointer
US8723654B2 (en) 2010-07-09 2014-05-13 Cypress Semiconductor Corporation Interrupt generation and acknowledgment for RFID
US9071243B2 (en) 2011-06-30 2015-06-30 Silicon Image, Inc. Single ended configurable multi-mode driver
US8599812B2 (en) * 2012-03-26 2013-12-03 Qualcomm Incorporated Encoded wireless data delivery in a WLAN positioning system
US9651755B2 (en) 2014-09-30 2017-05-16 Panduit Corp. Fiber optic interconnect systems and methods
US11137936B2 (en) 2020-01-21 2021-10-05 Google Llc Data processing on memory controller

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5602780A (en) * 1993-10-20 1997-02-11 Texas Instruments Incorporated Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
US6122683A (en) * 1997-04-10 2000-09-19 International Business Machines Corp. Handshake minimizing serial-to-parallel interface with shift register coupled by parallel bus to address logic and control logic

Family Cites Families (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4675861A (en) 1984-11-28 1987-06-23 Adc Telecommunications, Inc. Fiber optic multiplexer
US5018142A (en) 1988-03-04 1991-05-21 Digital Equipment Corporation Technique for organizing and coding serial binary data from a plurality of data lines for transmission over a single transmission line
EP0660555A3 (en) 1989-01-09 1995-09-13 Fujitsu Ltd Digital signal multiplexing apparatus and demultiplexing apparatus.
JPH056335A (en) 1991-06-27 1993-01-14 Nec Eng Ltd Inter-device interface system
US5138587A (en) * 1991-06-27 1992-08-11 The United States Of America As Represented By The Secretary Of The Navy Harbor approach-defense embedded system
US5347268A (en) 1991-10-18 1994-09-13 Motorola, Inc. Data handler for handling data having multiple data formats
US5390041A (en) 1991-11-06 1995-02-14 Cray Research, Inc. Fiber optic channel extender interface method and apparatus
JPH05250316A (en) 1992-03-05 1993-09-28 Nec Eng Ltd Inter-device interface system
JPH07505491A (en) 1992-03-25 1995-06-15 サン　マイクロシステムズ　インコーポレイテッド fiber optic memory connection system
US5327126A (en) 1992-06-26 1994-07-05 Hewlett-Packard Company Apparatus for and method of parallel justifying and dejustifying data in accordance with a predetermined mapping
WO1994000934A1 (en) 1992-06-29 1994-01-06 Baxter Diagnostics Inc. High-speed time-multiplexed data transmission system
JP2732759B2 (en) 1992-07-15 1998-03-30 沖電気工業株式会社 Frame synchronization control method
JPH06334537A (en) 1993-05-21 1994-12-02 Fujitsu Ltd Serial/parallel converting circuit with indeterminacy removing function
US5570089A (en) 1994-02-16 1996-10-29 International Business Machines Corporation Method and apparatus for providing data stream for cost effective transmission links
WO1996013902A1 (en) 1994-11-01 1996-05-09 Virtual Machine Works, Inc. Programmable multiplexing input/output port
US5635933A (en) 1995-06-30 1997-06-03 Quantum Corporation Rate 16/17 (d=0,G=6/I=7) modulation code for a magnetic recording channel
US5947578A (en) * 1995-10-24 1999-09-07 Nu-Tech & Engineering, Inc. Back lighting device
KR970056528A (en) 1995-12-13 1997-07-31 배순훈 Analog Bus / I ^ 2C Bus Protocol Converters
US5784003A (en) * 1996-03-25 1998-07-21 I-Cube, Inc. Network switch with broadcast support
US5926120A (en) 1996-03-28 1999-07-20 National Semiconductor Corporation Multi-channel parallel to serial and serial to parallel conversion using a RAM array
US5784033A (en) * 1996-06-07 1998-07-21 Hughes Electronics Corporation Plural frequency antenna feed
US5963638A (en) 1996-09-04 1999-10-05 Teltrend, Inc. Adjustable hybrid having improved biasing configuration
ES2119707B1 (en) 1996-11-19 1999-06-16 Telefonica Nacional Espana Co LINE INTERFACE CIRCUIT FOR WIDE BAND.
US6356551B1 (en) * 1997-02-14 2002-03-12 Advanced Micro Devices, Inc. Method and network switch having dual forwarding models with a virtual lan overlay
US5991282A (en) 1997-05-28 1999-11-23 Telefonaktiebolaget Lm Ericsson Radio communication system with diversity reception on a time-slot by time-slot basis
JPH11167548A (en) 1997-08-28 1999-06-22 Canon Inc Data transmission system
US6058106A (en) 1997-10-20 2000-05-02 Motorola, Inc. Network protocol method, access point device and peripheral devices for providing for an efficient centrally coordinated peer-to-peer wireless communications network
US6040792A (en) 1997-11-19 2000-03-21 In-System Design, Inc. Universal serial bus to parallel bus signal converter and method of conversion
US6081523A (en) 1997-12-05 2000-06-27 Advanced Micro Devices, Inc. Arrangement for transmitting packet data segments from a media access controller across multiple physical links
US6128244A (en) 1998-06-04 2000-10-03 Micron Technology, Inc. Method and apparatus for accessing one of a plurality of memory units within an electronic memory device
JP2000082982A (en) * 1998-09-03 2000-03-21 Nec Corp Array antenna reception device
US6285960B1 (en) 1998-10-07 2001-09-04 Cisco Technology, Inc. Method and apparatus for a router line card with adaptive selectable gain control
JP2000200121A (en) 1998-10-07 2000-07-18 Matsushita Electric Ind Co Ltd Data processor
US6356374B1 (en) 1998-10-09 2002-03-12 Scientific-Atlanta, Inc. Digital optical transmitter
JP2000224229A (en) 1999-01-29 2000-08-11 Victor Co Of Japan Ltd Transmission method, transmitter and receiver
US6356369B1 (en) 1999-02-22 2002-03-12 Scientific-Atlanta, Inc. Digital optical transmitter for processing externally generated information in the reverse path
US6611217B2 (en) * 1999-06-11 2003-08-26 International Business Machines Corporation Initialization system for recovering bits and group of bits from a communications channel
JP4423707B2 (en) 1999-07-22 2010-03-03 Ｔｄｋ株式会社 Manufacturing method of multilayer ceramic electronic component
US6792003B1 (en) * 1999-08-12 2004-09-14 Nortel Networks Limited Method and apparatus for transporting and aligning data across multiple serial data streams
TW444448B (en) 1999-10-07 2001-07-01 Chunghwa Telecom Lab CDMA base station system
US6572588B1 (en) * 2000-03-10 2003-06-03 Venetec International, Inc. Medical anchoring system
US6961347B1 (en) * 2000-06-20 2005-11-01 Hewlett-Packard Development Company, L.P. High-speed interconnection link having automated lane reordering
US7069464B2 (en) 2001-11-21 2006-06-27 Interdigital Technology Corporation Hybrid parallel/serial bus interface
WO2003047113A1 (en) * 2001-11-21 2003-06-05 Interdigital Technology Corporation Method of transferring data

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5602780A (en) * 1993-10-20 1997-02-11 Texas Instruments Incorporated Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
US6122683A (en) * 1997-04-10 2000-09-19 International Business Machines Corp. Handshake minimizing serial-to-parallel interface with shift register coupled by parallel bus to address logic and control logic

Also Published As

Publication number Publication date
US20050105370A1 (en) 2005-05-19
ATE367682T1 (en) 2007-08-15
TW200303674A (en) 2003-09-01
US20050250461A1 (en) 2005-11-10
HK1069906A1 (en) 2005-06-03
CN100346328C (en) 2007-10-31
US7240233B2 (en) 2007-07-03
JP2005510801A (en) 2005-04-21
JP2007164812A (en) 2007-06-28
DE60221271D1 (en) 2007-08-30
US20070113117A1 (en) 2007-05-17
US7475273B2 (en) 2009-01-06
JP4484888B2 (en) 2010-06-16
CA2467844A1 (en) 2003-06-05
CA2467844C (en) 2008-04-01
JP3951240B2 (en) 2007-08-01
EP1446723A1 (en) 2004-08-18
TWI269567B (en) 2006-12-21
EP1446723A4 (en) 2005-04-27
US7107479B2 (en) 2006-09-12
CN1589438A (en) 2005-03-02
MXPA04004788A (en) 2004-08-11
AU2002365548A1 (en) 2003-06-10
TWI269171B (en) 2006-12-21
EP1446723B1 (en) 2007-07-18
DE60221271T2 (en) 2008-04-10
ES2287360T3 (en) 2007-12-16
TWI287711B (en) 2007-10-01
NO20042467L (en) 2004-06-14
TW200422836A (en) 2004-11-01
TW200641629A (en) 2006-12-01

Similar Documents

Publication Publication Date Title
US6848018B2 (en) Method employed by a base station for transferring data
US7240233B2 (en) Hybrid parallel/serial bus interface
EP1446584B1 (en) Base station having a hybrid parallel/serial bus interface
CA2467841C (en) User equipment (ue) having a hybrid parallel/serial bus interface
EP1446887A1 (en) Method of transferring data

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002803987

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020047007575

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2467844

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2003548101

Country of ref document: JP

Ref document number: PA/a/2004/004788

Country of ref document: MX

WWE Wipo information: entry into national phase

Ref document number: 20028231198

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2002803987

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2002803987

Country of ref document: EP