WO2003019601A1 - Structure de la base d'ecrans au plasma, leur procede de fabrication et structure d'ecrans au plasma - Google Patents

Structure de la base d'ecrans au plasma, leur procede de fabrication et structure d'ecrans au plasma Download PDF

Info

Publication number
WO2003019601A1
WO2003019601A1 PCT/KR2001/001424 KR0101424W WO03019601A1 WO 2003019601 A1 WO2003019601 A1 WO 2003019601A1 KR 0101424 W KR0101424 W KR 0101424W WO 03019601 A1 WO03019601 A1 WO 03019601A1
Authority
WO
WIPO (PCT)
Prior art keywords
discharge
display panel
separators
address electrodes
substrate
Prior art date
Application number
PCT/KR2001/001424
Other languages
English (en)
Inventor
Hong-Ju Ha
Original Assignee
Grand Display Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Grand Display Inc. filed Critical Grand Display Inc.
Priority to PCT/KR2001/001424 priority Critical patent/WO2003019601A1/fr
Publication of WO2003019601A1 publication Critical patent/WO2003019601A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/10—AC-PDPs with at least one main electrode being out of contact with the plasma
    • H01J11/12—AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20—Constructional details
    • H01J11/22—Electrodes, e.g. special shape, material or configuration
    • H01J11/26—Address electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2211/00—Plasma display panels with alternate current induction of the discharge, e.g. AC-PDPs
    • H01J2211/20—Constructional details
    • H01J2211/22—Electrodes
    • H01J2211/26—Address electrodes
    • H01J2211/265—Shape, e.g. cross section or pattern

Definitions

  • the present invention relates to a discharge display panel, and more particularly, to a discharge display panel of which manufacture can be simplified and in which a high efficiency discharge effect can also be obtained.
  • a most general discharge display panel is a plasma display panel.
  • the plasma display panel will be hereinafter explained.
  • the plasma display panel is a flat display device in which sustain electrodes and address electrodes are fabricated in the form of a matrix between upper and lower plates to drive pixels and images can be implemented by using ultraviolet rays generated due to discharge between the electrodes.
  • the plasma display panel has been spotlighted, in the display markets.
  • the reason is that the plasma display panel is suitable for a large screen and it can be employed in a wall-mounted display device because of its small thickness.
  • the plasma display panel is the only self-emissive display device capable of displaying moving pictures with the large screen.
  • FIG. 1 shows upper and lower plate structures of the conventional plasma display panel.
  • the upper plate structure of the plasma display panel is manufactured in such a manner that a pair of sustain electrodes 45 with a predetermined width and height are formed on a coplanar surface of an upper substrate 50, a dielectric layer 40 is then formed for protecting the sustain electrodes 45 and for preserving charges excited upon discharge so that the discharge can be made again even at a low voltage upon sustain discharge, and a protective layer 35 for protecting the electrodes and the like from being damaged due to strong discharge and for discharging secondary electrons is finally formed on the dielectric layer 40.
  • ⁇ shows upper and lower plate structures of the conventional plasma display panel.
  • the lower plate structure of the conventional plasma display panel is manufactured in such a manner that respective unit cells are selectively addressed onto a lower substrate 10 and address electrodes 15 for inducing initial discharge are then formed thereon. Further, an insulating dielectric layer 20 is formed on the address electrodes 15, discharge spaces are formed on the dielectric layer 20, separators 30 for preventing crosstalk phenomena between the adjacent cells are formed, and phosphor layers 25 made of R, G, B phosphors for generating visible rays by using ultraviolet rays generated from the discharge are formed on the dielectric layer 20 and sidewalls of the separators 30.
  • discharge spaces 55 are formed between the upper and lower substrates.
  • Discharge gas such as Ne, Xe, He gas is injected into the discharge spaces 55. Then, an upper surface of the lower plate structure comes into close contact with a lower surface of the upper plate structure, and thus, a complete unit cell of the plasma display panel is fabricated.
  • the plasma display panel manufactured as such surface discharge is generated and images are displayed thereon, as follows. If an initial discharge voltage is applied to the sustain electrodes 45 and the address electrodes 15 so that a potential difference can be produced therebetween, the initial discharge is produced in the discharge space 55. Then, the ultraviolet rays are generated while the surface discharge is produced between the pair of sustain electrodes 45. At this time, due to the generated ultraviolet rays, the phosphors of the adjacent phosphor layer 25 are excited and full color display is then made.
  • the conventional plasma display panel manufactured as such has the following problems.
  • the lower plate structure of the conventional plasma display panel is manufactured in such a manner that the address electrodes 15 for selectively addressing the cells are first formed longitudinally on the lower substrate 10 made of glass in the form of a stripe, and entire surfaces of the electrodes are covered with the dielectric layer 20 for protecting and insulating the address electrodes 15. Further, the separators 30 for defining the discharge space 55 of the respective cells for use in the discharge are formed on the dielectric layer 20.
  • the address electrodes 15 and the dielectric layer 20 should be beforehand formed on the lower substrate 10 prior to manufacture of the separators 30.
  • the processes of printing, drying, exposure, developing, sand blast, peeling, and baking should be sequentially performed. In the baking process, the processing temperature should be maintained to be greater than about 550 ° C.
  • the lower substrate 30 on which the separators 30 are formed is generally made of a transparent glass material, which is in turn most likely to be deformed at the processing temperature from above about 510 ° C .
  • the baking process for the separators should be performed above the temperature at which the deformation of the glass occurs, the distortion of the lower substrate 10 made of the glass cannot be prevented during the high temperature baking process of forming the separators 30.
  • the spaces defined between the separators should be very precisely patterned. If the electrodes are not formed in accordance with the pattern, the uniform discharge spaces between the respective cells cannot be obtained. Thus, there is a still further problem in that the desired resolution ofthe plasma display panel cannot be achieved.
  • the address electrodes 15 and the dielectric layer 20 can be generally formed on the lower substrate 10 at a temperature below about 500 ° C.
  • the baking process of forming the separators 30 should be kept at a temperature above about 550 ° C, an excessively high temperature (above about 550 ° C) should be maintained during a process of bonding the address electrodes 15 and the dielectric layer 20 which are formed on the lower substrate 10 prior to the manufacture ofthe separators 30.
  • An object of the present invention is to provide a lower plate structure of a discharge display panel and a method of manufacturing the same wherein change in positions of elements (layers) constituting respective cells due to distortion of glass can be prevented and a need for an excessively high temperature process can be avoided.
  • Another object of the present invention is to provide a structure of a discharge display panel wherein change in positions of elements (layers) constituting respective cells due to distortion of glass can be prevented and a need for an excessively high temperature process can be avoided. Disclosure of Invention
  • a lower plate structure of a discharge display panel of the present invention which comprises a substrate, a plurality of separators formed directly on a top surface of the substrate for defining discharge spaces, address electrodes formed on surfaces of the respective discharge spaces defined between the adjacent separators, and phosphor layers formed on the respective address electrodes.
  • the lower plate structure of the present invention further comprises dielectric layers formed on the respective address electrodes. More preferably, the separators are formed integrally with the substrate.
  • a structure of a discharge display panel which comprises a lower plate including a substrate, a plurality of separators formed directly on a top surface of the substrate, address electrodes formed on surfaces of respective discharge spaces defined between the adjacent separators, and phosphor layers formed on the respective address electrodes; and an upper plate which includes a pair of sustain electrodes for inducing surface discharge from a bottom surface thereof and is bonded to a top surface ofthe lower plate.
  • a structure of a discharge display panel which comprises a lower plate including a substrate, a plurality of separators formed directly on a top surface of the substrate, address electrodes formed on surfaces of respective discharge spaces defined between the adjacent separators, and phosphor layers formed on the respective address electrodes; and an upper plate which includes discharge electrodes for inducing counter discharge from a bottom surface thereof and is bonded to a top surface ofthe lower plate.
  • a method for manufacturing a lower plate structure of a discharge display panel comprising the steps of forming a plurality of separators on a substrate, forming address electrodes between the respective adjacent separators, forming dielectric layers on the respective address electrodes, and forming phosphor layers on the respective dielectric layers.
  • the respective address electrodes are formed out of Au/Al and the dielectric layers made of Al 2 O 3 are formed thereon by means of an anodization technique.
  • FIG. 1 is a view showing a structure of a general discharge display panel.
  • FIGS. 2a and 2b are views showing a structure of a discharge display panel according to a first preferred embodiment ofthe present invention.
  • FIG. 3 is a view showing a structure of a discharge display panel according to a second preferred embodiment ofthe present invention.
  • FIG. 4 is a flowchart illustrating processes of manufacturing a lower plate structure ofthe discharge display panel according to the present invention.
  • FIGS. 2a and 2b show a structure of discharge display panel according to a first preferred embodiment of the present invention.
  • FIG. 2a shows lower and upper plate structures as a whole
  • FIG. 2b shows only the lower plate structure.
  • the discharge display panel according to the first embodiment of the present invention includes a pair of sustain electrodes 135 formed on an upper substrate 140 and performs surface discharge.
  • the upper plate structure of the discharge display panel of the present invention is configured in such a manner that the pair of sustain electrodes 135 with a predetermined width and height, a dielectric layer 130 for insulating the sustain electrodes 135, and a protective layer 125 for protecting the dielectric layer 130 so as to prolong the life of the panel are sequentially formed on a coplanar surface ofthe upper substrate 140.
  • the sustain electrodes 135 are formed so as to sustain continuous discharge after initial discharge.
  • the dielectric layer 130 is formed so as to preserve charges, which are excited upon the discharge, so that the discharge can be again made even at a lower voltage upon the sustain discharge.
  • the protective layer 125 is formed so as to prevent the electrodes from being damaged due to the strong discharge and to ensure emission of secondary electrons.
  • the lower plate structure of the plasma display panel according to the first embodiment of the present invention is configured in such a manner that separators 105 for defining uniform discharge spaces and preventing crosstalk between adjacent cells are first formed by etching a lower substrate 100 made of a transparent glass material. That is, the separators 105 can be formed integrally with the lower substrate by directly etching the lower substrate 100, contrary to the conventional separators.
  • Each of address electrodes 110 is applied to have a predetermined thickness onto whole surfaces of inner sidewalls of the two adjacent separators and a portion of a top surface of the lower substrate.
  • a dielectric layer 115 for entirely covering and insulating the address electrode 110 is formed on the address electrode 110.
  • a phosphor layer 120 is formed on the dielectric layer 115.
  • the dielectric layer 115 is formed on the dielectric layer 115.
  • the discharge is induced between the sustain electrodes 135 formed on the upper substrate and the electrode portions 115a not covered with the phosphor layers 120 at the upper portions ofthe relevant separators 105.
  • the address electrodes 110 are formed so as to selectively address the respective cells and to induce the initial discharge.
  • the phosphor layer 120 is made of R, G, B phosphors for emitting light by means of ultraviolet rays generated through the discharge and generating visible rays.
  • the address electrode 110, the dielectric layer 115, and the phosphor layer 120 are formed between the two adjacent separators 105 in order to manufacture the lower plate structure according to the first preferred embodiment of the present invention, they are applied onto a top surface ofthe lower substrate 100 up to about
  • the address electrode 110 and the dielectric layer 115 formed between the two adjacent separators 105 in the lower plate structure ofthe present invention are preferably formed to take a concave shape.
  • FIG. 4 is a flowchart illustrating processes of manufacturing the lower plate structure of he discharge display panel according to the present invention.
  • the transparent glass material is first machined and cleaned so as to manufacture the lower substrate 100 with a desired size (step 500).
  • the separators 105 are formed by etching the lower substrate 100 manufactured in step 500 (step 510).
  • the separators 105 may be formed by forming the materials for the separators onto the top surface ofthe lower substrate 100 and then etching the materials for the separators to have the desired size.
  • the separators may be formed integrally with the lower substrate 100 through the direct etching ofthe substrate.
  • step 510 If the separators 105 are formed on the lower substrate 100 in step 510, cell units are formed in the plasma display panel. If the separators 105 are completely formed in step 510, each of the address electrodes is formed on the whole surfaces of the inner sidewalls of the two adjacent separators 105 and the top surface of the lower substrate between the separators (step 515).
  • the separators 105 are first formed on the lower substrate 100 and the address electrodes 110 are then formed thereon.
  • the baking process can be performed at a temperature below about 500 ° C .
  • the address electrodes 110 are formed after the separators 105 have been formed, the distortion of the substrates are not produced during the processes to be performed after the electrode formation. Thus, when the upper and lower plate structures are bonded with each other, there is no problem upon alignment thereof. Further, since the separators are first formed and the electrodes are then formed between them, the process of forming the electrodes can be easily performed.
  • the dielectric layer for entirely covering each of the address electrodes is formed on the address electrode 110 (step 520). At this time, if the address electrode
  • the dielectric layer 110 is formed out of Au/Al and then transformed into Al 2 O 3 through an anodization technique, it may be used as the dielectric layer.
  • the baking process of forming the dielectric layer 115 can also be performed at a temperature of about 400 °C . The reason is that the dielectric layer baking process cannot be affected by the temperature at the time when the separators are formed since the process of forming the dielectric layer 115 is performed after the separators have been formed.
  • the phosphor layer 120 is formed on the dielectric layer 115 (step 525).
  • the phosphor layer is applied onto the inner surfaces of the sidewalls of the separators to have a uniform thickness.
  • the phosphor layer is formed using a screen printing method, a photosensitive paste method, a dry film method, and the like.
  • the phosphor layers 120 are preferably applied in a state where some upper ends of the separators are not covered with the phosphor layers so that the uncovered electrode portions 115a can be formed at the upper ends of the separators. The reason is that the discharge can be induced from between the electrodes of the upper substrate and the electrode portions not covered with the phosphor layers 120.
  • the upper plate structure of the plasma display panel is manufactured in such a manner that the pair of sustain electrodes 135 with the predetermined width and height are formed on the coplanar surface of the upper substrate 140, the dielectric layer 130 for protecting the sustain electrodes 135 and functioning as an electrical condenser is then printed thereon, and the protective layer 125 for protecting the sustain electrodes 135 and the dielectric layer 130 from being damaged and ensuring the prolonged life of the display panel is finally formed on the dielectric layer 40.
  • the sustain electrodes 135 are formed out of Au/Al/Mg or Au/Mg and then transformed into Au/Al O 3 /MgO or Au/MgO through the anodization technique, both the dielectric layer and the protective layer may be simultaneously formed.
  • the initial discharge is first produced, and then, the ultraviolet rays are generated while the surface discharge is produced between the pair of sustain electrodes 135.
  • the R, G, B phosphors of the adjacent phosphor layer 120 are excited and thus the light is emitted from the phosphors so that full color display can be made. Then, these colors are combined and desired images are thus displayed.
  • FIG. 3 shows a structure of a plasma display panel according to a second preferred embodiment ofthe present invention.
  • the plasma display panel according to the second embodiment of the present invention has a counter-discharge structure.
  • the lower plate structure of the plasma display panel according to the second embodiment of the present invention is identical with that of the first embodiment of the present invention, except that the upper plate structure thereof includes an ITO electrode and a metal electrode for performing the counter-discharge instead of the two sustain electrodes.
  • a highly conductive bus electrode may be further formed on the ITO electrode so as to enhance conductivity ofthe ITO electrode.
  • the discharge display panel of the present invention is manufactured in such a manner that the separators are first formed on the lower substrate, and the address electrodes and the dielectric layers are sequentially formed to define the discharge spaces between the adjacent separators. According to the present invention, therefore, the baking temperature for the manufacture of the address electrodes and the dielectric layers can be lowered since it is not affected by the baking temperature for the manufacture ofthe separators, contrary to the prior art. Accordingly, there are advantages in that the problem related to the alignment is solved since the distortion of the lower substrate due to the high temperature baking process can be prevented, and that the display panel can be easily manufactured since the temperature during the process of baking the address electrodes and the dielectric layers can be lowered.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Gas-Filled Discharge Tubes (AREA)

Abstract

L'invention porte sur un écran au plasma et en particulier sur un tel écran dont la fabrication est simplifiée et permettant d'obtenir un grande efficacité de l'effet de décharge. A cette fin, l'invention prévoit la formation de séparateurs par attaque chimique d'un substrat puis la formation d'électrodes entre les séparateurs. Cette technique permet d'abaisser la température de cuisson lors du processus de formation des électrodes et des couches diélectriques, d'où une fabrication plus facile qu'avec les procédés antérieurs, associée à une un effet de décharge à forte efficacité.
PCT/KR2001/001424 2001-08-23 2001-08-23 Structure de la base d'ecrans au plasma, leur procede de fabrication et structure d'ecrans au plasma WO2003019601A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/KR2001/001424 WO2003019601A1 (fr) 2001-08-23 2001-08-23 Structure de la base d'ecrans au plasma, leur procede de fabrication et structure d'ecrans au plasma

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/KR2001/001424 WO2003019601A1 (fr) 2001-08-23 2001-08-23 Structure de la base d'ecrans au plasma, leur procede de fabrication et structure d'ecrans au plasma

Publications (1)

Publication Number Publication Date
WO2003019601A1 true WO2003019601A1 (fr) 2003-03-06

Family

ID=19198437

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2001/001424 WO2003019601A1 (fr) 2001-08-23 2001-08-23 Structure de la base d'ecrans au plasma, leur procede de fabrication et structure d'ecrans au plasma

Country Status (1)

Country Link
WO (1) WO2003019601A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980061407A (ko) * 1996-12-31 1998-10-07 구자홍 플라즈마 디스플레이 패널
JPH11242935A (ja) * 1997-12-03 1999-09-07 Sharp Corp プラズマ情報表示素子
JP2000340105A (ja) * 1999-05-27 2000-12-08 Fujitsu Ltd プラズマディスプレイパネル及びその製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980061407A (ko) * 1996-12-31 1998-10-07 구자홍 플라즈마 디스플레이 패널
JPH11242935A (ja) * 1997-12-03 1999-09-07 Sharp Corp プラズマ情報表示素子
JP2000340105A (ja) * 1999-05-27 2000-12-08 Fujitsu Ltd プラズマディスプレイパネル及びその製造方法

Similar Documents

Publication Publication Date Title
EP1381071B1 (fr) Dispositif d'affichage à plasma
EP0704876B1 (fr) Afficheur plat et son procede de fabrication
US7489079B2 (en) Plasma display having a recessed part in a discharge cell
US5836798A (en) Method of making a plasma display panel
KR20010029871A (ko) 평면형 표시장치
JP4085223B2 (ja) プラズマ表示装置
WO2003019601A1 (fr) Structure de la base d'ecrans au plasma, leur procede de fabrication et structure d'ecrans au plasma
KR100573139B1 (ko) 플라즈마 디스플레이 패널과, 이의 제조 방법
US7220653B2 (en) Plasma display panel and manufacturing method thereof
US20070085479A1 (en) Plasma display panel (PDP) and its method of manufacture
JPH10241576A (ja) カラープラズマディスプレイパネル
US20050073255A1 (en) Plasma display panel and method of manufacturing the same
KR100709339B1 (ko) 방전을 이용한 디스플레이 패널의 하판구조, 그 제조방법및 방전을 이용한 디스플레이 패널의 구조
KR20010107185A (ko) 방전을 이용한 디스플레이 패널의 상판구조 및 이를이용한 디스플레이 패널의 구조
US20090021165A1 (en) Plasma display panel and method of manufacturing the same
KR100278785B1 (ko) 플라즈마디스플레이패널의격벽제조방법
KR100482335B1 (ko) 플라즈마 디스플레이 패널의 전극구조
JP2005116349A (ja) プラズマディスプレイ装置
KR100560511B1 (ko) 플라즈마 디스플레이 패널의 제조 방법
JPH08236029A (ja) プラズマディスプレイパネル
CN100470708C (zh) 等离子体显示板的制造方法
KR20010018876A (ko) 플라즈마 디스플레이 패널 형성방법
JP2002231143A (ja) ガス放電表示装置
US20080169762A1 (en) Plasma display panel
KR19980035144A (ko) 플라즈마 디스플레이 판넬

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP US

Kind code of ref document: A1

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): DE FR GB NL

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP