WO2002099809A3 - Procede et dispositif pour l'exclusion de cellules de memoire inaptes au fonctionnement - Google Patents
Procede et dispositif pour l'exclusion de cellules de memoire inaptes au fonctionnement Download PDFInfo
- Publication number
- WO2002099809A3 WO2002099809A3 PCT/EP2002/006145 EP0206145W WO02099809A3 WO 2002099809 A3 WO2002099809 A3 WO 2002099809A3 EP 0206145 W EP0206145 W EP 0206145W WO 02099809 A3 WO02099809 A3 WO 02099809A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- physical
- serviceable
- memory
- mapping
- memory cells
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10127194.8 | 2001-06-05 | ||
DE2001127194 DE10127194B4 (de) | 2001-06-05 | 2001-06-05 | Verfahren und Vorrichtung zum Ausblenden von nicht funktionstüchtigen Speicherzellen |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002099809A2 WO2002099809A2 (fr) | 2002-12-12 |
WO2002099809A3 true WO2002099809A3 (fr) | 2003-10-23 |
Family
ID=7687205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2002/006145 WO2002099809A2 (fr) | 2001-06-05 | 2002-06-04 | Procede et dispositif pour l'exclusion de cellules de memoire inaptes au fonctionnement |
Country Status (3)
Country | Link |
---|---|
DE (1) | DE10127194B4 (fr) |
TW (1) | TW559822B (fr) |
WO (1) | WO2002099809A2 (fr) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004008180A1 (de) * | 2004-02-19 | 2005-09-01 | Giesecke & Devrient Gmbh | Verfahren zum sicheren Betrieb eines tragbaren Datenträgers |
KR100606173B1 (ko) | 2004-08-24 | 2006-08-01 | 삼성전자주식회사 | 불휘발성 메모리 장치의 초기화 상태를 검증하는 방법 및장치 |
DE102004059206B4 (de) * | 2004-12-09 | 2016-03-31 | Polaris Innovations Ltd. | Speicherbauelement und Adressierung von Speicherzellen |
CN101292229B (zh) * | 2005-12-28 | 2012-05-30 | 富士通株式会社 | 用于控制存储器的方法和设备 |
US7921263B2 (en) * | 2006-12-22 | 2011-04-05 | Broadcom Corporation | System and method for performing masked store operations in a processor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999038066A1 (fr) * | 1998-01-22 | 1999-07-29 | Memory Corporation Plc | Systeme a memoire flash |
US6163490A (en) * | 1998-02-25 | 2000-12-19 | Micron Technology, Inc. | Semiconductor memory remapping |
-
2001
- 2001-06-05 DE DE2001127194 patent/DE10127194B4/de not_active Expired - Fee Related
-
2002
- 2002-06-04 WO PCT/EP2002/006145 patent/WO2002099809A2/fr not_active Application Discontinuation
- 2002-06-05 TW TW91112135A patent/TW559822B/zh active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999038066A1 (fr) * | 1998-01-22 | 1999-07-29 | Memory Corporation Plc | Systeme a memoire flash |
US6163490A (en) * | 1998-02-25 | 2000-12-19 | Micron Technology, Inc. | Semiconductor memory remapping |
Also Published As
Publication number | Publication date |
---|---|
DE10127194B4 (de) | 2008-08-21 |
TW559822B (en) | 2003-11-01 |
WO2002099809A2 (fr) | 2002-12-12 |
DE10127194A1 (de) | 2002-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6345347B1 (en) | Address protection using a hardware-defined application key | |
US7689762B2 (en) | Storage device wear leveling | |
GB2351822A (en) | Memory system | |
WO2004095212A3 (fr) | Gestion de memoire dans un systeme de traitement de donnees | |
ATE355695T1 (de) | Virtuelle netzwerkadressen | |
WO1997014084A3 (fr) | Systeme de memoire virtuelle avec traduction des adresses virtuelles locales et mondiales | |
WO2000024211A3 (fr) | Schema d'adressage de messages hierarchique | |
SE0004736D0 (sv) | Mapping system and method | |
WO2004053698A3 (fr) | Gestion amelioree de la memoire pour applications en temps reel | |
EP0370178A3 (fr) | Méthode et système pour transformation topographique de données pour un système de traitement de données à mémoire virtuelle | |
CA2113565A1 (fr) | Methode de gestion de memoires | |
WO2006060220A3 (fr) | Procede et appareil d'acces a une memoire physique a partir d'une unite centrale ou d'un element de traitement a haut rendement | |
TW428175B (en) | Integrated memory | |
WO2008045740A3 (fr) | Procédé et système permettant d'utiliser un espace d'adressage virtuel distribuable | |
WO2006052371A3 (fr) | Traduction d'adresses de controle d'acces au support | |
GB2401460A (en) | Partial page programming of multi level flash semiconductor memory | |
MY138723A (en) | Implementation of memory access control using optimizations | |
CA2238309A1 (fr) | Procede et equipement de protection de donnees stockees dans des cellules de memoire a semiconducteurs | |
KR960018907A (ko) | 가상 기억장치 변환을 효율적으로 공용하기 위한 장치 및 방법 | |
WO2002099809A3 (fr) | Procede et dispositif pour l'exclusion de cellules de memoire inaptes au fonctionnement | |
TW200715117A (en) | Method for assigning virtual import/export element addresses | |
WO2004046921A3 (fr) | Procedes et appareils conscient des couts de gestion de memoires pendant la conception et l'execution | |
WO2003058454A3 (fr) | Procede pour elargir l'espace adresse de memoire locale d'un processeur | |
WO2003052577A3 (fr) | Systeme de memoire cache et procede associe | |
US5842012A (en) | Efficient soft reset in a personal computer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WA | Withdrawal of international application | ||
WWW | Wipo information: withdrawn in national office |
Ref document number: 2002314138 Country of ref document: AU |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |