WO2002071488A1 - Plate-forme silicium germanium a relaxation pour systemes electroniques cmos grande vitesse et circuits analogiques grande vitesse - Google Patents
Plate-forme silicium germanium a relaxation pour systemes electroniques cmos grande vitesse et circuits analogiques grande vitesse Download PDFInfo
- Publication number
- WO2002071488A1 WO2002071488A1 PCT/US2002/003691 US0203691W WO02071488A1 WO 2002071488 A1 WO2002071488 A1 WO 2002071488A1 US 0203691 W US0203691 W US 0203691W WO 02071488 A1 WO02071488 A1 WO 02071488A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- siι
- channel
- relaxed
- substrate
- Prior art date
Links
- 229910000577 Silicon-germanium Inorganic materials 0.000 title claims abstract description 104
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 title description 2
- 238000000034 method Methods 0.000 claims abstract description 116
- 239000000758 substrate Substances 0.000 claims description 42
- 238000004519 manufacturing process Methods 0.000 claims description 21
- 239000000203 mixture Substances 0.000 claims description 17
- 239000004065 semiconductor Substances 0.000 claims description 13
- 239000002019 doping agent Substances 0.000 claims description 9
- 239000000463 material Substances 0.000 abstract description 19
- 238000001459 lithography Methods 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 163
- 230000008569 process Effects 0.000 description 40
- 238000010586 diagram Methods 0.000 description 17
- 238000012545 processing Methods 0.000 description 17
- 230000003647 oxidation Effects 0.000 description 16
- 238000007254 oxidation reaction Methods 0.000 description 16
- 239000007943 implant Substances 0.000 description 13
- 229910045601 alloy Inorganic materials 0.000 description 12
- 239000000956 alloy Substances 0.000 description 12
- 230000008901 benefit Effects 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 11
- 239000000872 buffer Substances 0.000 description 10
- 230000003746 surface roughness Effects 0.000 description 9
- 235000012431 wafers Nutrition 0.000 description 9
- 239000002184 metal Substances 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 8
- 238000002955 isolation Methods 0.000 description 7
- 239000011241 protective layer Substances 0.000 description 7
- 229910021332 silicide Inorganic materials 0.000 description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 7
- 125000006850 spacer group Chemical group 0.000 description 6
- 206010010144 Completed suicide Diseases 0.000 description 5
- 239000000969 carrier Substances 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000037230 mobility Effects 0.000 description 4
- 239000002344 surface layer Substances 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- OANFWJQPUHQWDL-UHFFFAOYSA-N copper iron manganese nickel Chemical compound [Mn].[Fe].[Ni].[Cu] OANFWJQPUHQWDL-UHFFFAOYSA-N 0.000 description 3
- 230000000875 corresponding effect Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 238000005054 agglomeration Methods 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 230000003278 mimic effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000000053 physical method Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/0251—Graded layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66893—Unipolar field-effect transistors with a PN junction gate, i.e. JFET
- H01L29/66916—Unipolar field-effect transistors with a PN junction gate, i.e. JFET with a PN heterojunction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/802—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with heterojunction gate, e.g. transistors with semiconductor layer acting as gate insulating layer, MIS-like transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7838—Field effect transistors with field effect produced by an insulated gate without inversion channel, e.g. buried channel lateral MISFETs, normally-on lateral MISFETs, depletion-mode lateral MISFETs
Definitions
- the invention relates to the field of relaxed SiGe platforms for high speed CMOS electronics and high speed analog circuits.
- Si CMOS as a platform for digital integrated circuits has progressed predictably through the industry roadmap. The progress is created through device miniaturization, leading to higher performance, greater reliability, and lower cost. However, new bottlenecks in data flow are appearing as the interconnection hierarchy is expanded. Although digital integrated circuits have progressed at unprecedented rates, analog circuitry has hardly progressed at all. Furthermore, it appears that in the near future, serious economic and technological issues will confront the progress of digital integrated circuits.
- One promising candidate material that improves digital integrated circuit technology and introduces new analog integrated circuit possibilities is relaxed SiGe material on Si substrates.
- Relaxed SiGe alloys on Si can have thin layers of Si deposited on them, creating tension in the thin Si layers.
- Tensile Si layers have many advantageous properties for the basic device in integrated circuits, the metal-oxide field effect transistor (MOSFET).
- MOSFET metal-oxide field effect transistor
- the channel in an electron channel device (n-channel), the channel can be removed from the surface or 'buried'.
- This ability to spatially separate the charge carriers from scattering centers such as ionized impurities and the 'rough' oxide interface enables the production of low noise, high performance analog devices and circuits.
- Exemplary embodiments of the invention describe structures and methods to fabricate advanced strained-layer Si devices, and structures and methods to create circuits based on a multiplicity of devices, all fabricated from the same starting material platform. Starting from the same material platform is key to minimizing cost as well as to allowing as many circuit topologies to be built on this platform as possible.
- the invention provides a material platform of planarized relaxed
- planarization and regrowth strategy allows device layers to have minimal surface roughness as compared to strategies in which device layers are grown without planarization.
- This planarized and regrown platform is a host for strained Si devices that can possess optimal characteristics for both digital and analog circuits. Structures and processes are described that allow for the fabrication of high performance digital logic or analog circuits, but the same structure can be used to host a combination of digital and analog circuits, forming a single system-on-chip.
- FIG. 1 is a schematic block diagram of a structure including a relaxed SiGe layer epitaxially grown on a Si substrate;
- FIG. 2 is a schematic block diagram of an exemplary structure showing that the origin of the Crosshatch pattern is the stress fields from injected misfit dislocations;
- FIG. 3 is a table showing surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates;
- FIGs. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention
- FIGs. 5A-5D are schematic diagrams of the corresponding process flow and layer structure for a surface channel FET platform in accordance with the invention.
- FIGs. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention.
- FIGs. 7A-7D are schematic diagrams of a process flow for a surface channel MOSFET in accordance with the invention
- FIGs. 8 A and SB are schematic block diagrams of surface channel devices with protective layers
- FIGs. 9 A and 9B are schematic block diagrams of surface channel devices with Si layers on Ge-rich layers for use in suicide formation
- FIGs. 10 is schematic diagram of a buried channel MOSFET after device isolation in accordance with the invention.
- FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention.
- FIGs. 12A-12D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the top strained Si layer in accordance with the invention.
- FIGs. 13A-13D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the buried strained Si layer in accordance with the invention.
- FIGs. 14A and 14B are schematic diagrams of surface and buried channel devices with Si ⁇ - y Ge y channels on a relaxed Si ⁇ - z Ge z layer.
- FIG. 1 is a schematic block diagram of a structure 100 including a relaxed SiGe layer epitaxially grown on a Si substrate 102.
- a compositionally graded buffer layer 104 is used to accommodate the lattice mismatch between the uniform SiGe layer 106 and the Si substrate. By spreading the lattice mismatch over a distance, the graded buffer minimizes the number of dislocations reaching the surface and thus provides a method for growing high-quality relaxed SiGe films on Si.
- Crosshatch pattern is typically a few hundred angstroms thickness over distances of microns.
- the Crosshatch pattern is a mild, undulating surface morphology with respect to the size of the electron or hole. For that reason, it is possible to create individual devices that achieve enhancements over their control Si device counterparts. However, commercialization of these devices requires injection of the material into the
- Si CMOS process environment to achieve low cost, high performance targets.
- This processing environment requires that the material and device characteristics have minimal impact on the manufacturing process.
- the Crosshatch pattern on the surface of the wafer is one limiting characteristic of relaxed SiGe on Si that affects the yield and the ease of manufacture. Greater planarity is desired for high yield and ease in lithography.
- the origin of the Crosshatch pattern is the stress fields from the injected misfit dislocations. This effect is depicted by the exemplary structure 200 shown in FIG. 2.
- the dislocations must be introduced in order to accommodate the lattice- mismatch between the SiGe alloy and the Si substrate.
- the stress fields originate at the dislocations, and are terminated at the surface of the film. However, the termination at the surface creates crystal lattices that vary from place to place on the surface of the wafer. Since growth rate can be correlated to lattice constant size, different thicknesses of deposition occur at different points on the wafer. One may think that thick layer growth beyond the misfit dislocations will smooth the layer of these thickness differences. Unfortunately, the undulations on the surface have a relatively long wavelength; therefore, surface diffusion is typically not great enough to remove the morphology.
- FIG. 3 is a table that displays surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates. Note that the as-grown Crosshatch pattern for relaxed Sio. 8 Geo. 2 buffers creates a typical roughness of approximately 7.9nm. This average roughness increases as the Ge content in the relaxed buffer is increased. Thus, for any SiGe layer that is relaxed through dislocation introduction during growth, the surface roughness is unacceptable for state-of-the-art fabrication facilities. After the process in which the relaxed SiGe is planarized, the average roughness is less than 2nm (typically 0.57nm), and after device layer deposition, the average roughness is 0.77nm with a 1.5 ⁇ m regrowth thickness.
- 2nm typically 0.57nm
- the average roughness is 0.77nm with a 1.5 ⁇ m regrowth thickness.
- the regrowth device layers can be either greater than or less than the critical thickness of the regrowth layer.
- thin layers can be deposited without fear of dislocation introduction at the interface.
- any lattice-mismatch between the film and substrate will introduce misfit dislocations into the regrown heterostructure. These new dislocations can cause additional surface roughness.
- the lattice-mismatch between the regrowth device layers and relaxed SiGe buffer is too great, the effort of planarizing the relaxed SiGe may be lost since massive dislocation introduction will roughen the surface.
- the regrowth thickness There are two distinct possibilities with respect to the regrowth thickness and the quality of surface. If the regrowth layers are very thin, then exact lattice matching of the regrowth layer composition and the relaxed buffer composition is not necessary. In this case, the surface roughness will be very low, approximately equal to the post-planarization flatness. However, in many applications for devices, the regrowth layer thickness will be l-2 ⁇ m or more. For a 1% difference in Ge concentration between the relaxed SiGe and the regrowth layer, the critical thickness is approximately 0.5 ⁇ m. Thus, if optimal flatness is desired, it is best to keep the regrowth layer below approximately 0.5 ⁇ m unless excellent control of the uniformity of Ge concentration across the wafer is achieved.
- FIG. 3 shows that less precise matching, i.e., within 2% Ge, results in misfit dislocation introduction and introduction of a new Crosshatch pattern.
- the lattice mismatch is so small, the average roughness is still very low, approximately 0.77nm. Thus, either lattice-matching or slight mismatch will result in excellent device layer surfaces for processing.
- the relaxed SiGe alloy with surface roughness may not necessarily be a uniform composition relaxed SiGe layer on a graded composition layer.
- this material layer structure has been shown to be an early example of high quality relaxed SiGe, there are some disadvantages to this structure.
- SiGe alloys possess a much worse coefficient of thermal conductivity than pure Si.
- it may be relatively difficult to guide the heat away from the device areas due to the thick graded composition layer and uniform composition layer.
- FIGs. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention.
- the structure is produced by first forming a relaxed uniform SiGe alloy 400 via a compositionally graded layer 402 on a Si substrate 404.
- the SiGe layer 400 is then transferred to a second Si substrate 406 using conventional bonding.
- the uniform SiGe alloy 400 on the graded layer 402 can be planarized to remove tlie Crosshatch pattern, and that relaxed SiGe alloy can be bonded to the Si wafer.
- the graded layer 402 and the original substrate 404 can be removed by a variety of conventional processes.
- one process is to grind the original Si substrate away and selectively etch to the SiGe, either by a controlled dry or wet etch, or by embedding an etch stop layer.
- the end result is a relaxed SiGe alloy 400 on Si without the thick graded layer.
- This structure is more suited for high power applications since the heat can be conducted away from the SiGe layer more efficiently.
- the bond and substrate removal technique can also be used to produce SiGe on insulator substrates, or SGOI.
- An SGOI wafer is produced using the same technique shown in FIGs. 4A-4D; however, the second substrate is coated with a Si0 2 layer before bonding. In an alternative embodiment, both wafers can be coated with Si0 2 to enable oxide-to-oxide bonding.
- the resulting structure after substrate removal is a high quality, relaxed SiGe layer on an insulating film. Devices built on this platform can utilize the performance enhancements of both strained Si and the
- the SiGe layer is transferred to another host substrate, one may still need to planarize before regrowing the device layer structure.
- the SiGe surface can be too rough for state of the art processing due to tlie substrate removal technique.
- the relaxed SiGe is planarized, and the device layers are regrown on top of the high-quality relaxed SiGe surface.
- FIGs. 5 and 6 show the process sequence and regrowth layers required to create embodiments of surface channel and buried channel FETs, respectively.
- FIGs. 5A-5D are schematic diagrams of a process flow and resulting layer structure in accordance with the invention.
- FIG. 5A shows the surface roughness 500, which is typical of a relaxed SiGe alloy 502 on a substrate 504, as an exaggerated wavy surface.
- the substrate is labeled in a generic way, since the substrate could itself be Si, a relaxed compositionally graded SiGe layer on Si, or another material in which the relaxed SiGe has been transferred through a wafer bonding and removal technique.
- the relaxed SiGe alloy 502 is planarized (FIG. 5B) to remove the substantial roughness, and then device regrowth layers 506 are epitaxially deposited (FIG. 5C).
- FIGs. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention.
- the regrowth layers 606 include a lattice matched SiGe layer 602, a strained Si channel layer 608 with a thickness of less than 0.05 ⁇ m, a SiGe separation or spacer layer 612, a Si gate oxidation layer 614, and an optional sacrificial layer 610 used to protect the heterostructure during the initial device processing steps.
- FIGs. 7A-7D A simplified version of the process flow for a surface channel MOSFET in accordance with the invention is shown in FIGs. 7A-7D.
- This surface channel MOSFET contains a relaxed SiGe layer 700 and a strained Si layer 702.
- the device isolation oxide 704, depicted in FIG. 7A, is typically formed first.
- the SiN layer 706, which is on top of a thin pad oxide layer 708, serves as a hard mask for either local oxidation of silicon (LOCOS) or shallow trench isolation (STI).
- LOC local oxidation of silicon
- STI shallow trench isolation
- FIG. 7B is a schematic of the device area after the gate oxide 716 growth and the shallow-source drain implant.
- the implant regions 710 are self-aligned by using a poly-Si gate 712 patterned with photoresist 714 as a masking layer.
- deep source-drain implants 718 are positioned using conventional spacer 720 formation and the device is electrically contacted through the formation of suicide 722 at the gate and silicide/germanides 724 at the source and drain (Figure 7C).
- Figure 7D is a schematic of the device after the first level of metal interconnects 726 have been deposited and etched.
- the structure that is regrown consists primarily of nearly lattice-matched SiGe, and a thin surface layer of strained Si. Many of the processes that are at the beginning of a Si fabrication sequence strip Si from the surface. If the processing is not carefully controlled, the entire strained Si layer can be removed before the gate oxidation. The resulting device will be a relaxed SiGe channel
- a logical solution to combat Si removal during initial processing is to make the strained Si layer thick enough to compensate for this removal.
- thick Si layers are not possible for two reasons.
- the enhanced electrical properties originate from the fact that the Si is strained and thick layers experience strain relief through the introduction of misfit dislocations.
- the misfit dislocations themselves are undesirable in significant quantity, since they can scatter carriers and increase leakage currents injunctions.
- FIG. 8 A shows a strained Si heterostructure of a relaxed SiGe layer 800 and a strained Si channel layer 802 protected by a surface layer 804 of SiGe.
- Tlie surface SiGe layer 804 should have a Ge concentration similar to that of the relaxed SiGe layer 800 below, so that the thickness is not limited by critical thickness constraints.
- the SiGe sacrificial layer is removed instead of the strained Si channel layer.
- the thickness of the sacrificial layer can either be tuned to equal the removal thickness, or can be made greater than the removal thickness.
- the excess SiGe can be selectively removed before the gate oxidation step to reveal a clean, strained Si layer at the as grown thickness.
- a sacrificial Si layer may be deposited on top of tlie SiGe sacrificial cap layer.
- FIG. 8B shows a structure where a layer 806 of Si0 2 and a surface layer 808 of either a poly-crystalline or an amorphous material are used as protective layers.
- an oxide layer is either grown or deposited after the epitaxial growth of the strained Si layer.
- a polycrystalline or amorphous layer of Si, SiGe, or Ge is deposited.
- These semiconductor layers protect the strained-Si layer in the same manner as a SiGe cap during the processing steps before gate oxidation.
- the poly/amorphous and oxide layers are selectively removed.
- the sacrificial layers are shown as protection for a surface channel device, the same techniques can be employed in a buried channel heterostructure.
- FIG. 7C Another way in which conventional Si processing is modified is during the source-drain si ⁇ icide-germanide formation (FIG. 7C).
- a metal typically Ti, Co, or Ni
- the metal reacts with both Si and Ge simultaneously. Since the suicides have much lower free energy than the germanides, there is a tendency to form a suicide while the Ge is expelled. The expelled germanium creates agglomeration and increases the resistance of the contacts. This increase in series resistance offsets the benefits of the extra drive current from the heterostructure, and negates the advantages of the structure.
- a protective layer(s) at the device epitaxy stage can be applied instead of optimizing the SiGe-metal reaction.
- the strained Si that will become the surface channel can be coated with a high-Ge-content SiGe alloy (higher
- the first approach shown on a surface channel heterostructure 900 in FIG. 9A, uses a Ge-rich layer 906 thin enough that it is substantially strained.
- the layer 906 is provided on a strained Si channel layer 904 and relaxed SiGe layer 902.
- the compressive Ge-rich layer 906 acts as a barrier to dislocations entering the strained Si channel 904. This barrier is beneficial since dislocations do not adversely affect the silicide process; thus, their presence in the subsequent Si layer 908 is of no consequence. However, if the dislocations were to penetrate to the channel, there would be adverse effects on the device.
- a second approach shown in FIG.
- Si-rich layer 910 is to allow a Ge-rich layer 910 to intentionally exceed the critical thickness, thereby causing substantial relaxation in the Ge-rich layer.
- an arbitrarily thick Si layer 912 can be applied on top of the relaxed Ge-rich layer. This layer will contain more defects than the strained channel, but the defects play no role in device operation since this Si is relevant only in the silicide reaction. In both cases, the process is free from the metal-SiGe reaction concerns, since the metal will react with Si-only.
- the rest of the sequence is a standard Si CMOS process flow, except that the thermal budget is carefully monitored since, for example, the silicide-germanicide (if that option is used) typically cannot tolerate as high a temperature as the conventional silicide.
- Si/SiGe Si/SiGe
- FIG. 10 is a schematic block diagram of a buried channel MOSFET structure 1000 after the device isolation oxide 1016 has been formed using a SiN mask 1014.
- the strained channel 1002 on a first SiGe layer 1010 is separated from the surface by the growth of another SiGe layer 1004, followed by another Si layer 1006.
- This Si layer is needed for the gate oxide 1008 since gate-oxide formation on SiGe produces a very high interface state density, thus creating non-ideal MOSFETs.
- One consequence of this Si layer is that if it is too thick, a substantial portion of the Si layer will remain after the gate oxidation. Carriers can populate this residual Si layer, creating a surface channel in parallel with the desired buried channel and leading to deleterious device properties.
- the surface layer Si must be kept as thin as possible, typically less than 5 ⁇ A and ideally in the range of 5-15 A.
- a supply layer implant Another added feature that is necessary for a buried channel device is the supply layer implant.
- the field experienced in the vertical direction when the device is turned on is strong enough to pull carriers from the buried channel 1002 and force them to populate a Si channel 1006 near the Si/Si0 2 interface 1012, thus destroying any advantage of the buried channel.
- a supply layer of dopant must be introduced either in the layer 1004 between the buried channel and the top Si layer 1006, or below the buried channel in the underlying SiGe 1010. In this way, the device is forced on with little or no applied voltage, and turned off by applying a voltage (depletion mode device).
- FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention.
- the main process steps are shown in the boxes, and optional steps or comments are shown in the circles.
- the first three steps (1100,1102,1104) describe the fabrication of the strained silicon heterostructure.
- the sequence includes production of relaxed SiGe on Si, planarization of the SiGe, and regrowth of the device layers.
- MOS fabrication begins with device isolation (1112) using either STI (1110) or LOCOS (1108).
- buried channel devices undergo a supply and threshold implant (1114), and any protective layers applied to either a buried or surface channel heterostructure must be selectively removed (1116).
- the processing sequence after the gate oxidation (1118) is similar to conventional Si CMOS processing. These steps include gate deposition, doping, and definition (1120), self-aligned shallow source-drain implant (1122), spacer formation (1124), self-aligned deep source-drain implant (1126), salicide formation (1128), and pad isolation via metal deposition and etch (1130). The steps requiring significant alteration have been discussed.
- FIG. 11 One particular advantage of the process of FIG. 11 is that it enables the use of surface channel and buried channel devices on the same platform.
- FIGs. 12A-12D and FIGs. 13A-13D show a universal substrate layer configuration and a process that leads to the co-habitation of surface and buried channel MOSFETs on the same chip.
- the universal substrate is one in which both surface channel and buried channel devices can be fabricated.
- FIGs. 12 and 13 There are two possibilities in fabricating the surface channel device in this sequence, shown in FIGs. 12 and 13.
- the process flows for combining surface and buried channel are similar to the previous process described in FIG. 7. Therefore, only the critical steps involved in exposing the proper gate areas are shown in FIGs. 12 and 13.
- FIGs. 12A and 13A depict the same basic heterostructure 1200,1300 for integrating surface channel and buried channel devices.
- Two steained Si layers are necessary because the buried channel MOSFET requires a surface Si layer to form the gate oxide and a buried Si layer to form the device channel.
- the figures also show a device isolation region 1210 that separates the buried channel device area 1212,1312 from the surface channel device area 1214,1314.
- FIG. 12B is a schematic diagram of a surface channel gate oxidation 1216 in the top Si layer 1202.
- a thicker top Si layer is desired, since after oxidation, a residual strained Si layer must be present to form the channel.
- FIG. 12B also shows a possible position for the buried channel supply implant 1218, which is usually implanted before the buried channel gate oxide is grown.
- top Si layer is optimized for the surface channel device, it may be necessary to strip some of the top steained Si in the regions 1220 where buried channel devices are being created, as shown in FIG. 12C. This removal is necessary in order to minimize the surface Si thickness after gate oxide 1222 formation (FIG. 12D), and thus avoid the formation of a parallel device channel.
- the top steained Si layer can be thin, i.e., designed optimally for the buried channel MOSFET.
- the top strained Si and SiGe layers are removed in the region 1312 where the surface channel MOSFETs are formed. Because Si and SiGe have different properties, a range of selective removal techniques can be used, such as wet or dry chemical etching. Selective oxidation can also be used since SiGe oxidizes at much higher rates than Si, especially under wet oxidation conditions.
- FIG. 13C shows the gate oxidation 1314 of the surface channel device as well as the supply layer implant 1316 for the buried channel device.
- 13D shows the position of the buried channel gate oxide 1318. No thinning of the top Si layer is required prior to the oxidation since the epitaxial thickness is optimized for the buried channel device. Subsequent to these initial steps, the processing for each device proceeds as previously described.
- Another key step in the process is the use of a localized implant to create the supply layer needed in the buried channel device.
- a localized implant to create the supply layer needed in the buried channel device.
- MOSFET structure when the channel is turned on, large vertical fields are present that bring carriers to the surface.
- the band offset between the Si and SiGe that confines the electrons in the buried steained Si layer is not large enough to prevent carriers from being pulled out of the buried channel.
- the buried channel MOSFET would appear useless.
- the MOSFET would become a depletion-mode device, i.e. normally on and requiring bias to turn off the channel.
- a supply layer implant can be created in the regions where the buried channel will be fabricated, thus easing process integration. If for some reason the supply layer implant is not possible, note that the process shown in FIG. 11 in which the surface channel is created on the buried Si layer is an acceptable process, since the dopant can be introduced into the top SiGe layer during epitaxial growth. The supply layer is then removed from the surface channel MOSFET areas when the top SiGe and steained Si layers are selectively etched away.
- the source and drain formation and contacts are typically done before the gate definition. Inverting these steps prevents the gate from being self-aligned to the source and drain, thus increasing the series resistance between the gate and the source and drain. Therefore, with a carefully designed buried channel MOSFET, the self-aligned nature can be a great advantage in device performance.
- FIGs. 14A and 14B are schematic diagrams of surface 1400 and buried 1450 channel devices with Si.- y Ge y channels 1402 on a relaxed Si ⁇ - z Ge z layer 1404.
- the devices are shown after salicidation and thus contain a poly-Si gate 1410, gate oxide 1408, silicide regions 1412, spacers 1414, and doped regions 1416.
- a thin layer 1406 of Si must be deposited onto the Si ⁇ - y Ge y layer 1402 to form the gate oxide 1408, as previously described for buried channel devices.
- the device layer sequence is unchanged and consists of a buried strained channel 1402, a SiGe spacer layer 1418, and a surface Si layer 1420 for oxidation.
- the lattice constant of the channel layer must be less than that of the relaxed SiGe layer, i.e., y must be less than z. Since n-channel devices are sensitive to alloy scattering, the highest mobilities result when the Ge concentration in the channel is low. In order to have strain on this channel layer at a reasonable critical thickness, the underlying SiGe should have a Ge concentration in the range of 10-50%.
- the enhancement mode devices can be fabricated into high performance CMOS, and the regions of an analog circuit requiring the high performance low-noise depletion mode device can be fabricated in the buried channel regions. Thus, it is possible to construct optimal communication stages, digital processing stages, etc. on a single platform. These different regions are connected electrically in the backend of the Si
- CMOS chip just as transistors are connected by the back-end technology today.
- the only changes to the CMOS process are some parameters in the processes in the fabrication facility, and the new material, but otherwise, the entire manufacturing process is transparent to the change.
- the economics favor such a platform for integrated Si
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US27311201P | 2001-03-02 | 2001-03-02 | |
US60/273,112 | 2001-03-02 | ||
US09/906,533 | 2001-07-16 | ||
US09/906,438 US6646322B2 (en) | 2001-03-02 | 2001-07-16 | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US09/906,438 | 2001-07-16 | ||
US09/906,533 US6900103B2 (en) | 2001-03-02 | 2001-07-16 | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002071488A1 true WO2002071488A1 (fr) | 2002-09-12 |
Family
ID=27402527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/003691 WO2002071488A1 (fr) | 2001-03-02 | 2002-02-07 | Plate-forme silicium germanium a relaxation pour systemes electroniques cmos grande vitesse et circuits analogiques grande vitesse |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2002071488A1 (fr) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6555839B2 (en) | 2000-05-26 | 2003-04-29 | Amberwave Systems Corporation | Buried channel strained silicon FET using a supply layer created through ion implantation |
US6730551B2 (en) | 2001-08-06 | 2004-05-04 | Massachusetts Institute Of Technology | Formation of planar strained layers |
US6900094B2 (en) | 2001-06-14 | 2005-05-31 | Amberwave Systems Corporation | Method of selective removal of SiGe alloys |
US6916727B2 (en) | 2001-06-21 | 2005-07-12 | Massachusetts Institute Of Technology | Enhancement of P-type metal-oxide-semiconductor field effect transistors |
US6974735B2 (en) | 2001-08-09 | 2005-12-13 | Amberwave Systems Corporation | Dual layer Semiconductor Devices |
US7138649B2 (en) | 2001-08-09 | 2006-11-21 | Amberwave Systems Corporation | Dual-channel CMOS transistors with differentially strained channels |
US7138310B2 (en) | 2002-06-07 | 2006-11-21 | Amberwave Systems Corporation | Semiconductor devices having strained dual channel layers |
US7906776B2 (en) | 2001-09-24 | 2011-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | RF circuits including transistors having strained material layers |
US8129821B2 (en) | 2002-06-25 | 2012-03-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reacted conductive gate electrodes |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0683522A2 (fr) * | 1994-05-20 | 1995-11-22 | International Business Machines Corporation | CMOS ayant des couches en Si/SiGe en tension |
US5891769A (en) * | 1997-04-07 | 1999-04-06 | Motorola, Inc. | Method for forming a semiconductor device having a heteroepitaxial layer |
US5906951A (en) * | 1997-04-30 | 1999-05-25 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
EP1020900A2 (fr) * | 1999-01-14 | 2000-07-19 | Matsushita Electric Industrial Co., Ltd. | Dispositif semiconducteur et procédé de sa fabrication |
WO2001093338A1 (fr) * | 2000-05-26 | 2001-12-06 | Amberwave Systems Corporation | Tec au silicium contraint a canal enterre utilisant une couche dopee par implantation ionique |
WO2002013262A2 (fr) * | 2000-08-07 | 2002-02-14 | Amberwave Systems Corporation | Technologie de porte pour canal de surface contraint et dispositifs mosfet à canal en tranchée contraint |
-
2002
- 2002-02-07 WO PCT/US2002/003691 patent/WO2002071488A1/fr not_active Application Discontinuation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0683522A2 (fr) * | 1994-05-20 | 1995-11-22 | International Business Machines Corporation | CMOS ayant des couches en Si/SiGe en tension |
US5891769A (en) * | 1997-04-07 | 1999-04-06 | Motorola, Inc. | Method for forming a semiconductor device having a heteroepitaxial layer |
US5906951A (en) * | 1997-04-30 | 1999-05-25 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
EP1020900A2 (fr) * | 1999-01-14 | 2000-07-19 | Matsushita Electric Industrial Co., Ltd. | Dispositif semiconducteur et procédé de sa fabrication |
WO2001093338A1 (fr) * | 2000-05-26 | 2001-12-06 | Amberwave Systems Corporation | Tec au silicium contraint a canal enterre utilisant une couche dopee par implantation ionique |
WO2002013262A2 (fr) * | 2000-08-07 | 2002-02-14 | Amberwave Systems Corporation | Technologie de porte pour canal de surface contraint et dispositifs mosfet à canal en tranchée contraint |
Non-Patent Citations (6)
Title |
---|
HACKBARTH T ET AL: "Alternatives to thick MBE-grown relaxed SiGe buffers", THIN SOLID FILMS, ELSEVIER-SEQUOIA S.A. LAUSANNE, CH, vol. 369, no. 1-2, July 2000 (2000-07-01), pages 148 - 151, XP004200344, ISSN: 0040-6090 * |
MAITI K ET AL: "STRAINED-SI HETEROSTRUCTURE FIELD EFFECT TRANSISTORS", SEMICONDUCTOR SCIENCE AND TECHNOLOGY, INSTITUTE OF PHYSICS. LONDON, GB, vol. 13, no. 11, 1 November 1998 (1998-11-01), pages 1225 - 1246, XP000783138, ISSN: 0268-1242 * |
O'NEILL A G ET AL: "SIGE VIRTUAL SUBSTRATE N-CHANNEL HETEROJUNCTION MOSFETS", SEMICONDUCTOR SCIENCE AND TECHNOLOGY, INSTITUTE OF PHYSICS. LONDON, GB, vol. 14, no. 9, September 1999 (1999-09-01), pages 784 - 789, XP000850219, ISSN: 0268-1242 * |
PARKER E H C ET AL: "SiGe heterostructure CMOS circuits and applications", SOLID STATE ELECTRONICS, ELSEVIER SCIENCE PUBLISHERS, BARKING, GB, vol. 43, no. 8, August 1999 (1999-08-01), pages 1497 - 1506, XP004179394, ISSN: 0038-1101 * |
WELSER J ET AL: "Evidence of real-space hot-electron transfer in high mobility, strained-Si multilayer MOSFETs", ELECTRON DEVICES MEETING, 1993. TECHNICAL DIGEST., INTERNATIONAL WASHINGTON, DC, USA 5-8 DEC. 1993, NEW YORK, NY, USA,IEEE, 5 December 1993 (1993-12-05), pages 545 - 548, XP010118436, ISBN: 0-7803-1450-6 * |
WELSER J ET AL: "NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures", ELECTRON DEVICES MEETING, 1992. TECHNICAL DIGEST., INTERNATIONAL SAN FRANCISCO, CA, USA 13-16 DEC. 1992, NEW YORK, NY, USA,IEEE, US, 13 December 1992 (1992-12-13), pages 1000 - 1002, XP010106665, ISBN: 0-7803-0817-4 * |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6555839B2 (en) | 2000-05-26 | 2003-04-29 | Amberwave Systems Corporation | Buried channel strained silicon FET using a supply layer created through ion implantation |
US6900094B2 (en) | 2001-06-14 | 2005-05-31 | Amberwave Systems Corporation | Method of selective removal of SiGe alloys |
US6916727B2 (en) | 2001-06-21 | 2005-07-12 | Massachusetts Institute Of Technology | Enhancement of P-type metal-oxide-semiconductor field effect transistors |
US6730551B2 (en) | 2001-08-06 | 2004-05-04 | Massachusetts Institute Of Technology | Formation of planar strained layers |
US6974735B2 (en) | 2001-08-09 | 2005-12-13 | Amberwave Systems Corporation | Dual layer Semiconductor Devices |
US7138649B2 (en) | 2001-08-09 | 2006-11-21 | Amberwave Systems Corporation | Dual-channel CMOS transistors with differentially strained channels |
US7906776B2 (en) | 2001-09-24 | 2011-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | RF circuits including transistors having strained material layers |
US7138310B2 (en) | 2002-06-07 | 2006-11-21 | Amberwave Systems Corporation | Semiconductor devices having strained dual channel layers |
US8129821B2 (en) | 2002-06-25 | 2012-03-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reacted conductive gate electrodes |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9515196B2 (en) | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | |
US6724008B2 (en) | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | |
US6703688B1 (en) | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | |
US6723661B2 (en) | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | |
US6646322B2 (en) | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | |
US6677192B1 (en) | Method of fabricating a relaxed silicon germanium platform having planarizing for high speed CMOS electronics and high speed analog circuits | |
US6593641B1 (en) | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | |
US6900103B2 (en) | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | |
WO2002071495A1 (fr) | Plate-forme de silicium germanium relachee pour electronique cmos tres rapide et circuits analogiques tres rapides | |
JP3376211B2 (ja) | 半導体装置、半導体基板の製造方法及び半導体装置の製造方法 | |
US9040373B2 (en) | Silicon device on SI:C-OI and SGOI and method of manufacture | |
US7504311B2 (en) | Structure and method of integrating compound and elemental semiconductors for high-performance CMOS | |
US7034362B2 (en) | Double silicon-on-insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) structures | |
KR100810012B1 (ko) | 격자 부정합 에피택셜 확장부와 소스 및 드레인 영역을갖는 변형 채널 cmos 트랜지스터의 구조 및 그 제조방법 | |
US7915100B2 (en) | Hybrid orientation CMOS with partial insulation process | |
US7442967B2 (en) | Strained channel complementary field-effect transistors | |
US6583000B1 (en) | Process integration of Si1-xGex CMOS with Si1-xGex relaxation after STI formation | |
US7560328B2 (en) | Strained Si on multiple materials for bulk or SOI substrates | |
JP3512701B2 (ja) | 半導体装置及びその製造方法 | |
US20050233552A1 (en) | Strained channel on insulator device | |
JP2000031491A (ja) | 半導体装置,半導体装置の製造方法,半導体基板および半導体基板の製造方法 | |
WO2002071491A1 (fr) | Plate-forme au silicium-germanium relachee pour electronique cmos grande vitesse et circuits analogiques grande vitesse | |
WO2002071488A1 (fr) | Plate-forme silicium germanium a relaxation pour systemes electroniques cmos grande vitesse et circuits analogiques grande vitesse | |
WO2002071493A2 (fr) | Plate-forme de silicium-germanium (sige) a l'etat detendu pour electronique de mos complementaire (cmos) grande vitesse et pour circuits analogiques grande vitesse |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |