WO2002071450A2 - Fil conducteur de del destine a une extraction de lumiere amelioree - Google Patents
Fil conducteur de del destine a une extraction de lumiere amelioree Download PDFInfo
- Publication number
- WO2002071450A2 WO2002071450A2 PCT/US2002/006494 US0206494W WO02071450A2 WO 2002071450 A2 WO2002071450 A2 WO 2002071450A2 US 0206494 W US0206494 W US 0206494W WO 02071450 A2 WO02071450 A2 WO 02071450A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- contact surface
- light
- pad
- emitting diode
- lower contact
- Prior art date
Links
- 238000000605 extraction Methods 0.000 title abstract description 7
- 239000007787 solid Substances 0.000 claims 1
- 239000000463 material Substances 0.000 description 34
- 239000004065 semiconductor Substances 0.000 description 27
- 239000000758 substrate Substances 0.000 description 16
- 239000002184 metal Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 229910002601 GaN Inorganic materials 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 238000010521 absorption reaction Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 229910002704 AlGaN Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/385—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending at least partially onto a side surface of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
Definitions
- the present invention relates to optoelectronic devices such as light-emitting diodes.
- Light emitting diodes or "LEDs” include thin layers of semiconductor material of two opposite conductivity types, referred to as p-type and n-type. The layers are disposed in a stack, one above the other, with one or more layers of n-type material in one part of the stack and one or more layers of p-type material at the other end of the stack. For example, the various layers may be deposited in sequence on a substrate to form a wafer. The wafer is then cut apart to form individual dies, which constitute separate LEDs.
- the junction between the p-type and n-type material may include directly abutting p-type and n-type layers, or may include one or more intermediate layers which may be of any conductivity type or which may have no distinct conductivity type.
- electric current passing through the diode is carried principally by electrons in the n-type layers and by electron vacancies or "holes" in the p-type layers.
- the electrons and holes move in opposite directions toward the junction and recombine with one another at the junction.
- Energy released by electron-hole recombination is emitted as light.
- the term "light” includes radiation in the infrared and ultraviolet wavelength ranges, as well as radiation in the visible range. The wavelength of the light depends on factors including the composition of the semiconductor materials and the structure of the junction.
- Electrodes are typically connected to the n-type and p-type layers near the top and bottom of the stack.
- the materials in the electrodes are selected to provide low-resistance interfaces with the semiconductor materials.
- the electrodes are provided with pads suitable for connection to wires or other conductors, which carry current from external sources.
- the pad associated with each electrode may be a part of the electrode, having the same composition and thickness of the electrode, or may be a distinct structure, which differs in thickness, composition, or both from the electrode itself.
- Some LEDs have electrodes on the bottom surface of the bottom semiconductor layer.
- the various layers may be deposited in sequence on an electrically conductive substrate, and the substrate may be left in place on the bottom surface to act as a bottom electrode.
- LED's formed from AlInGaP typically use conductive GaAs substrates and may have an electrical connection to the substrate.
- LEDs formed from certain semiconductor materials normally use nonconductive substrates to promote proper formation of the semiconductor layers.
- the nonconductive substrate typically is left in place, so that an electrode cannot be provided on the bottom surface of the bottom layer.
- gallium nitride-based materials such as GaN, AlGaN, InGaN and AlInGaN are used to form LEDs emitting light in various wavelength ranges including blue and ultraviolet. These materials typically are grown on insulating substrates such as sapphire.
- LEDs incorporating an insulating substrate must include a bottom electrode at a location on the stack above the substrate but below the junction.
- the upper layer or layers of the stack are removed after formation of the stack in a region covering part of the area of each die, so as to provide an upwardly-facing lower electrode surface on a layer at or near the bottom of the stack in each die. This leaves a region referred to as a "mesa" projecting upwardly from the lower electrode surface and covering the remaining area of the die.
- the area of the die occupied by the lower electrode surface does not emit light. It is typically desirable to keep the horizontal extent of this inactive area as small as possible.
- the top electrode typically includes a pad formed on the top surface of the stack, i.e., the top surface of the top semiconductor layer, and the pad makes ohmic contact with this top layer.
- the layers in the stack above the junction are transparent, so that light emitted at the junction can pass out of the stack through the top surface.
- the top electrode and pad are arranged so that they do not block all of the emitted light. It is desirable for the opaque top electrode and pad to cover only a small portion of the top surface of each die. However, the current passing from such an electrode will tend to flow downwardly through the stack so that the current passes predominantly through the area of the junction disposed beneath the electrode.
- the minimum size of the top pad is limited by solder ball bonding technology to approximately 100 microns in width or diameter.
- the typical width or diameter of the top surface of a mesa is approximately 300 microns.
- the relatively large size of the bonding pad with respect to the top surface of the mesa negatively impacts the light extraction efficiency of the LED device due to reflections from absorption in the bonding pad metal. Therefore, there is a need to improve the problem of reduced light extraction beneath the pad. DISCLOSURE OF THE INVENTION The present invention addresses these needs.
- One aspect of the invention provides a light- emitting diode including a stacked structure.
- the stacked structure incorporates a first region of a first conductivity type, a second region of a second conductivity type and a light-emitting p-n junction between these regions.
- the stacked structure defines a lower contact surface and a mesa projecting upwardly from the lower contact surface.
- the mesa includes at least one generally vertical edge surface.
- the first type region is disposed in the mesa and includes an upper contact surface.
- the light emitting diode includes a first pad in contact with a first portion of the lower contact surface and electrically connected to the stacked structure through the lower contact surface.
- a second pad is in contact with a second portion of the lower contact surface.
- the second paid is electrically isolated from the stacked structure at the lower contact surface.
- a conductive lead extends between the second pad and the upper contact surface.
- the conductive lead preferably overlies a portion of the mesa, including the generally vertical edge surface thereof.
- the lead is preferably electrically connected to the first-type region through the upper contact surface.
- the region of the second conductivity type defines the lower contact surface.
- the conductive lead overlies only a portion of the upper contact surface.
- a dielectric layer is sandwiched between the conductive lead and the portion of the mesa covered by the conductive lead.
- the dielectric layer extends between the second pad and the lower contact surface.
- the dielectric layer overlies a portion of the upper contact surface and there is an opening through a portion of the dielectric layer overlying the upper contact surface to expose the upper contact surface. The opening allows the conductive lead to make ohmic contact with the upper contact surface.
- a transparent electrode overlies and is in ohmic contact with the upper contact surface, the lead is connected to the transparent electrode at the opening.
- the opening through the dielectric layer is generally circular in cross section and has a diameter of less than about 20 microns, more preferably less than about 10 microns.
- the opening is located adjacent the edge surface of the mesa.
- a typical LED configuration involves placement of an electrode-pad unit on the upper contact surface of the mesa. The relatively large size of the pad reflects and absorbs light generated in the LED device, which decreases the light extraction efficiency of the device.
- the conductive lead which establishes ohmic contact through the dielectric layer covers a much smaller area than pads which are typically arranged on the top of the mesa.
- Such a design substantially reduces the amount of material blocking light generated from the LED and will reduce the reflection and absorption losses.
- the present invention provides a light emitting diode that has improved light extraction.
- Fig. 1 is a front elevational view of an LED in accordance with one embodiment of the invention.
- Fig. 2 is a view similar to FIG. 1 but depicting an LED in accordance with a further embodiment of the invention. MODES FOR CARRYING OUT THE INVENTION
- FIG. 1 shows an LED in accordance with one embodiment of the invention.
- the LED includes a stacked structure of semiconductor layers 10 on a substrate 12.
- the stacked structure includes semiconductor material of a first conductivity type in a first or upper region 14 of the stack and material of a second, opposite conductivity type in a second or lower region 16 adjacent substrate 12.
- the first or upper region 14 may be formed from a p-type semiconductor whereas the second or lower region 16 may be formed from an n-type semiconductor.
- the semiconductors may be III- V semiconductors, for example, GaN materials.
- gallium nitride based semiconductor refers to a nitride based semiconductor including gallium.
- the present invention is not limited to a particular type of semiconductor.
- Other semiconductor materials, including other III-V materials are within the scope of this invention.
- the p-type and n-type conductivity may be imparted by conventional dopants and may also result from the inherent conductivity type of the particular semiconductor material .
- the stacked structure 10 includes a junction 18 between the first and second regions.
- the junction is symbolized in Fig. 1 as a discrete layer interposed between regions 14 and 16.
- the first and second regions may abut one another so that they define the junction at their mutual border.
- the junction may include additional layer structures in the mutually adjacent portions of regions 14 and 16 or between these regions.
- regions 14 and 16 may include clad layers adjacent junction 18.
- the clad layers typically have greater band gap than the material constituting the junction.
- the junction may be a simple homojunction; a single heterojunction, a double heterojunction, a multiple quantum well or any other type of junction structure.
- each of regions 14 and 16 can include any number of layers.
- the second or lower region may incorporate a "buffer layer" at the interface with substrate 12.
- a diffusion layer may be included in the first region to allow current to diffuse into the LED structure.
- the diffusion layer should be of the same conductivity type as the remainder of the first region 14.
- the diffusion layer may incorporate a highly doped contact layer at the top of the stack to aid in establishing ohmic contact with a conductive lead.
- the upper layer or layers of the stack including the first region 14, the junction 18 and a portion of the second region 16, are removed after formation of the stack to provide upwardly- facing lower electrode surfaces 20 and 22 on a layer at or near the bottom of the stack in each die.
- the area of the die occupied by the lower electrode surface does not emit light.
- the mesa 24 includes at least one generally vertical edge surface 26 and an upper contact surface 28.
- a first pad 32 is provided on a first portion 20 of the lower contact surface.
- the first pad is electrically connected to the lower contact surface. That is, the first pad is connected to the lower contact surface such that current can pass between the first pad and the material of the second-type region defining the lower contact surface.
- the first pad 32 itself is in ohmic contact with the lower contact surface.
- the first pad 32 includes a metal that will form ohmic contact with lower contact surface 20.
- the first pad 32 may be formed from a metal which does not make ohmic contact with the second-type semiconductor material defining the lower contact surface, and an electrode layer (not shown) formed from a metal which does make ohmic contact with the lower contact surface is interposed between the first pad 32 and the lower contact surface.
- a second pad 34 overlies a portion of the lower contact surface 20 , this portion being indicated at 22 in the drawings. Portion 22 most typically is coplanar with the other portions of lower contact surface 20, but this is not essential.
- the second pad is electrically isolated from the second-type semiconductor material defining the lower contact surface. That is, the second pad is arranged so that there is no substantial current flow between the second pad and the semiconductor material at the lower contact surface during normal operation of the device.
- a dielectric layer 38 extends between the second pad 36 and the lower contact surface 22.
- a conductive lead 36 is in bridging contact with the second pad and the upper contact surface 28 of the mesa 24. That is, the conductive lead is electrically connected to the second pad and to the upper contact surface.
- the conductive lead 36 overlies at least a portion of the second pad 34, the generally vertical edge surface 26 of the mesa adjacent the second pad, and a portion of the upper contact surface 26 of the mesa 24.
- the conductive lead 36 may include a metal that can form an ohmic contact directly with the upper contact surface, such as gold or nickel.
- a transparent electrode 37 (as shown in FIG. 2) directly overlies the upper contact surface and lead 36 is connected to the electrode so that the lead is connected to the upper contact surface by way of the transparent electrode .
- a dielectric layer 38 is sandwiched between the conductive lead 36 and the portions of the mesa 24 covered by the conductive lead 36.
- the dielectric layer 38 prevents ohmic contact between the second pad 34 and the lower contact surface and prevents the p-n junction 18 from being shorted by the bridging conductive lead 36.
- suitable dielectric materials for the dielectric layer include SiO x , SiN x , A1 2 0 3 , Ti0 2 , and combinations thereof.
- an opening 40 is provided through a portion of the dielectric layer overlying the upper contact surface 28.
- this opening is generally circular in cross section and has a diameter less than about 20 microns, more preferably, less than about 10 microns.
- the opening in the dielectric layer is preferably located adjacent the generally vertical edge surface of the mesa. As shown in Figure 1, the opening 40 through the dielectric layer allows the conductive lead 36 to establish ohmic contact with the upper contact surface 28 of the mesa. It is desirable to keep the size of the opening and the area of conductive lead as small as possible while still ensuring ohmic contact with the upper contact surface.
- the opening is formed through the dielectric layer using standard photolithographic and etching processes known in the art.
- the conductive lead and opening desirably covers an area that is less than about 20 microns in width or diameter, which is significantly smaller than the conventional pads that are typically 100 microns in diameter.
- the opening in the dielectric layer is omitted, and an end of the lead extends beyond the dielectric layer and overlies the top contact surface. This end makes electrical contact with the top contact surface, or with an electrode on the top contact surface.
- the dielectric layer may terminate at the edge of the top contact surface.
- the second pad 34 can be formed integrally with conductive lead 36, so that a portion of the conductive lead constitutes the second pad.
- all or a part of the dielectric layer 26 may be omitted.
- the barrier provided by the non-ohmic contact as, for example, a Schottky diode formed by the second pad and the material of the lower contact region at surface 22, may prevent current flow between the second pad and the lower region.
- the dielectric layer 26 need not extend between the second pad and the lower contact surface.
- pad 34 may directly abut lower contact surface portion 22.
- the dielectric layer on the edge surface can be omitted.
- the dielectric layer can be omitted in those cases where some current flow from the pad or lead into the semiconductor layers can be tolerated. For example, current flow from lead 36 into the upper layer 14 can be tolerated, and the dielectric layer can be omitted at those portions of the edge surface bounding the upper layer 14.
- the lower contact surface portions 20 and 22, and both portions of the lower contact surface are defined by the lower region 16.
- the portion 22 of the lower contact surface bearing the second pad may be defined by the substrate.
- the material of the lower region 16 may be etched away in this area. If the substrate is dielectric, no dielectric layer need be provided between the second pad and this portion of the lower contact surface .
- the dielectric layer 26 can be extended over other regions of the semiconductor structure so that the dielectric layer serves as a passivation layer and protects the" structure from physical damage or contamination.
- the dielectric layer may cover the upper contact surface 28 (Fig. 1) or the transparent conductive electrode 37 (Fig. 2).
- the dielectric layer desirably is transparent.
- Pads 32 and 34 are connected to leads 42 and 44 which in turn are connected to an external circuit (not shown) for actuating the LED.
- pads 32 and 34 are large enough to accommodate wire bonding or other conventional bonding processes used to connect the leads to the pads.
- the pads may have diameters on the order of 75-150 microns, most typically about 90-125 microns. Because both pads are disposed on the lower contact surface, and away from the upper contact surface 28, the pads do not occupy any portion of the upper contact surface and do not block light passing out of the structure through the upper contact surface 28 or through transparent electrode 37. Although some portion of the upper contact surface or electrode surface is occupied by the end of lead 36, this portion can be considerably smaller than the area of the second pad.
- the preferred embodiments of the invention minimize the area of opaque structures on top of the mesa, and allow a greater proportion of the light generated within the structure to exit through the top of the die. Stated another way, by avoiding the need for a second pad on top of the die, preferred embodiments of the present invention enhance the external quantum efficiency of the die.
- the figures are not drawn to scale. In particular, the thicknesses of the various layers have been greatly exaggerated for clarity of illustration. Typically, the entire stack is on the order of five microns thick.
- the horizontal dimensions of the die, such as the overall die width W and die length L are on the order of a few hundred microns as, for example, about 200-700 microns.
- the die is typically rectangular or, most preferably, square with equal width and length. Although the preferred embodiments have been described above with reference to particular semiconductor materials, it will be appreciated that the invention can be applied with dies formed from other semiconductor materials as well. Also, the conductivity types can be reversed, so that in some cases the first or upper region can be formed from n-type semiconductor material whereas the second or lower region may be formed from p-type semiconductor materials .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Led Devices (AREA)
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2002303112A AU2002303112A1 (en) | 2001-03-06 | 2002-03-05 | Led lead for improved light extraction |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US27359101P | 2001-03-06 | 2001-03-06 | |
US60/273,591 | 2001-03-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002071450A2 true WO2002071450A2 (fr) | 2002-09-12 |
WO2002071450A3 WO2002071450A3 (fr) | 2002-11-21 |
Family
ID=23044589
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/006494 WO2002071450A2 (fr) | 2001-03-06 | 2002-03-05 | Fil conducteur de del destine a une extraction de lumiere amelioree |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU2002303112A1 (fr) |
WO (1) | WO2002071450A2 (fr) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7166871B2 (en) | 2003-04-15 | 2007-01-23 | Luminus Devices, Inc. | Light emitting systems |
US7170100B2 (en) | 2005-01-21 | 2007-01-30 | Luminus Devices, Inc. | Packaging designs for LEDs |
US7211831B2 (en) | 2003-04-15 | 2007-05-01 | Luminus Devices, Inc. | Light emitting device with patterned surfaces |
US7341880B2 (en) | 2003-09-17 | 2008-03-11 | Luminus Devices, Inc. | Light emitting device processes |
CN100399588C (zh) * | 2004-11-08 | 2008-07-02 | 晶元光电股份有限公司 | 点光源发光二极管结构及其制造方法 |
US7692207B2 (en) | 2005-01-21 | 2010-04-06 | Luminus Devices, Inc. | Packaging designs for LEDs |
US7737450B2 (en) | 2003-04-15 | 2010-06-15 | Luminus Devices, Inc. | Light emitting diode systems |
US7934841B2 (en) | 2003-12-12 | 2011-05-03 | Luminus Devices, Inc. | Optical display systems and methods |
US8217415B2 (en) | 2003-04-15 | 2012-07-10 | Luminus Devices, Inc. | Electronic device contact structures |
JP2015061072A (ja) * | 2013-09-17 | 2015-03-30 | 隆達電子股▲ふん▼有限公司 | 発光ダイオード |
US9219200B2 (en) | 2003-04-15 | 2015-12-22 | Luminus Devices, Inc. | Large emission area light-emitting devices |
CN110071204A (zh) * | 2019-04-23 | 2019-07-30 | 南京邮电大学 | 用于透明显示屏的发光二极管及其制备方法 |
US20210296536A1 (en) * | 2020-03-17 | 2021-09-23 | Epistar Corporation | Semiconductor light-emitting device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6130446A (en) * | 1997-07-16 | 2000-10-10 | Sanyo Electric Co., Ltd. | Electrode of n-type nitridide semiconductor, semiconductor device having the electrode, and method of fabricating the same |
US6281524B1 (en) * | 1997-02-21 | 2001-08-28 | Kabushiki Kaisha Toshiba | Semiconductor light-emitting device |
-
2002
- 2002-03-05 WO PCT/US2002/006494 patent/WO2002071450A2/fr not_active Application Discontinuation
- 2002-03-05 AU AU2002303112A patent/AU2002303112A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6281524B1 (en) * | 1997-02-21 | 2001-08-28 | Kabushiki Kaisha Toshiba | Semiconductor light-emitting device |
US6130446A (en) * | 1997-07-16 | 2000-10-10 | Sanyo Electric Co., Ltd. | Electrode of n-type nitridide semiconductor, semiconductor device having the electrode, and method of fabricating the same |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7737450B2 (en) | 2003-04-15 | 2010-06-15 | Luminus Devices, Inc. | Light emitting diode systems |
US9219200B2 (en) | 2003-04-15 | 2015-12-22 | Luminus Devices, Inc. | Large emission area light-emitting devices |
US7211831B2 (en) | 2003-04-15 | 2007-05-01 | Luminus Devices, Inc. | Light emitting device with patterned surfaces |
US7166871B2 (en) | 2003-04-15 | 2007-01-23 | Luminus Devices, Inc. | Light emitting systems |
US8217415B2 (en) | 2003-04-15 | 2012-07-10 | Luminus Devices, Inc. | Electronic device contact structures |
US7341880B2 (en) | 2003-09-17 | 2008-03-11 | Luminus Devices, Inc. | Light emitting device processes |
US7934841B2 (en) | 2003-12-12 | 2011-05-03 | Luminus Devices, Inc. | Optical display systems and methods |
US8251520B2 (en) | 2003-12-12 | 2012-08-28 | Luminus Devices, Inc. | Optical display systems and methods |
CN100399588C (zh) * | 2004-11-08 | 2008-07-02 | 晶元光电股份有限公司 | 点光源发光二极管结构及其制造方法 |
US7692207B2 (en) | 2005-01-21 | 2010-04-06 | Luminus Devices, Inc. | Packaging designs for LEDs |
US7170100B2 (en) | 2005-01-21 | 2007-01-30 | Luminus Devices, Inc. | Packaging designs for LEDs |
JP2015061072A (ja) * | 2013-09-17 | 2015-03-30 | 隆達電子股▲ふん▼有限公司 | 発光ダイオード |
CN110071204A (zh) * | 2019-04-23 | 2019-07-30 | 南京邮电大学 | 用于透明显示屏的发光二极管及其制备方法 |
US20210296536A1 (en) * | 2020-03-17 | 2021-09-23 | Epistar Corporation | Semiconductor light-emitting device |
Also Published As
Publication number | Publication date |
---|---|
AU2002303112A1 (en) | 2002-09-19 |
WO2002071450A3 (fr) | 2002-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6958498B2 (en) | Optimized contact design for flip-chip LED | |
US20210159366A1 (en) | Light-emitting device with reflective layer | |
US7405431B2 (en) | Light-emitting semiconductor device having an overvoltage protector | |
KR100999733B1 (ko) | 발광 소자, 발광 소자 제조방법 및 발광 소자 패키지 | |
US8319244B2 (en) | Semiconductor light emitting device | |
EP2290707B1 (fr) | Dispositif électroluminescent à semi-conducteur | |
US6380564B1 (en) | Semiconductor light emitting device | |
US8492782B2 (en) | Semiconductor light emitting device | |
JP2006108698A (ja) | フリップチップ発光デバイス用のコンタクト及び全方向反射ミラー | |
KR20140066481A (ko) | 전류 분산 효과가 우수한 발광소자 및 그 제조 방법 | |
US9786814B2 (en) | Ultraviolet light emitting device | |
US6777717B1 (en) | LED reflector for improved light extraction | |
KR101103963B1 (ko) | 발광소자 및 그 제조방법 | |
CN113571622B (zh) | 发光二极管及其制备方法 | |
US7078319B2 (en) | Laser separated die with tapered sidewalls for improved light extraction | |
WO2002071450A2 (fr) | Fil conducteur de del destine a une extraction de lumiere amelioree | |
US6642548B1 (en) | Light-emitting diodes with loop and strip electrodes and with wide medial sections | |
KR101294824B1 (ko) | 전류 저지층을 갖는 발광 다이오드 및 발광 다이오드 패키지 | |
CN113380932B (zh) | 覆晶式发光二极管的结构及其制造方法 | |
US20040113168A1 (en) | Light extraction efficiency of gan based leds | |
KR20120009829A (ko) | 발광소자 | |
KR102701801B1 (ko) | 공정 여유도가 큰 발광 다이오드 | |
KR20110125363A (ko) | 3족 질화물 반도체 발광소자 | |
US12051768B2 (en) | Optoelectronic semiconductor component with a current spreading structure containing silver, and optoelectronic device | |
US20240030387A1 (en) | Light-emitting device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |