WO2002061594A1 - Systeme de commutation de clavier-video-souris comprenant un nombre eleve d'extremites - Google Patents

Systeme de commutation de clavier-video-souris comprenant un nombre eleve d'extremites Download PDF

Info

Publication number
WO2002061594A1
WO2002061594A1 PCT/US2000/042291 US0042291W WO02061594A1 WO 2002061594 A1 WO2002061594 A1 WO 2002061594A1 US 0042291 W US0042291 W US 0042291W WO 02061594 A1 WO02061594 A1 WO 02061594A1
Authority
WO
WIPO (PCT)
Prior art keywords
analogue
switching
computer
digital
switching system
Prior art date
Application number
PCT/US2000/042291
Other languages
English (en)
Inventor
Steven M. Ahern
John Curran
Colm Egan
Stefan Langejurgen
Anton Lischewski
Klaus Malinowski
Andreas Patzelt
Andreas Szczepanek
Charles H. Williams
Original Assignee
Cybex Computer Products Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from IE19990431A external-priority patent/IES990431A2/en
Application filed by Cybex Computer Products Corporation filed Critical Cybex Computer Products Corporation
Priority to PCT/US2000/042291 priority Critical patent/WO2002061594A1/fr
Publication of WO2002061594A1 publication Critical patent/WO2002061594A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/14—Systems for two-way working
    • H04N7/15—Conference systems
    • H04N7/152—Multipoint control units therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Definitions

  • the present invention relates to a switching system for interconnecting a plurality of computer user terminals or workstations each having user interface devices, including a keyboard, a video display unit, and a cursor control device or mouse (KVM), with a plurality of computers in a computer network, allowing a user to access any one or more of said computers from the user interface devices of a single terminal or workstation. It is denoted "high end" because of the potentially large number of computers which may be interconnected with the system.
  • a keyboard- video-mouse (KVM) switching system for selectively interconnecting a single workstation with a plurality of remotely located computers a "low-end" system
  • KVM keyboard- video-mouse
  • Low-end a system for selectively interconnecting a single workstation with a plurality of remotely located computers
  • a "low-end" system is described for example in US-A-5,499,377 (Designed Enclosures, Inc.) and such systems are available from Cybex Inc., and other suppliers.
  • "High end" KVM systems, in which multiple workstations may be selectively interconnected with any one of multiple computers via a computerized switching hub are available from, inter alia, Cybex Inc., Apex PC Solutions Inc., Rose Electronics Inc., Lightwave Communications Inc., C-C-C Group Limited.
  • Signal conditioning interface units receive keyboard and mouse signals from a workstation and generate serial digital data packets which are transmitted to a switching hub comprising a central crosspoint switch.
  • the crosspoint switch routes the keyboard/mouse packet to another signal conditioning interface unit coupled to the selected remote computer.
  • Analogue video output signals from the remote computer are transmitted via central analogue crosspoint switching arrangement to the workstation, so that it appears to the workstation user that there is a direct connection between the workstation keyboard, video monitor and mouse to any one of 32 remotely-located computers.
  • the switching hub comprises a master Central Processing Unit (CPU), a plurality of identical transmit/receive cards, a plurality of switch cards each comprising a 16x16 digital crosspoint switch and a separate 16x16 analogue crosspoint switch, a digital backplane and a separate analogue backplane.
  • CPU Central Processing Unit
  • switch cards each comprising a 16x16 digital crosspoint switch and a separate 16x16 analogue crosspoint switch
  • digital backplane and a separate analogue backplane.
  • the present invention provides a high end KVM system with distributed control, i.e. without a master CPU, and in which all cards and components are "hot-swappable," a significant advantage which allows for simple maintenance and updating of the system to interconnect more workstations and computers, without any system down time.
  • the present invention provides a switching system for interconnecting a plurality of computer user terminals (1-16), having user interface devices including a keyboard (lb), a video display unit (la) and a cursor control device (lc), with a plurality of computers (201-328) in a computer network, allowing a user to access any one or more of said computers from the user interface devices or a single terminal, comprising a switching hub (40) for routing keyboard and cursor control signals transmitted from any one (1) of the terminals (1-16) to a selected computer (201), and for routing video signals received from the said computer to said one of the terminals, said signals being in both digital and analogue form, a user interface module (17-32) for receiving said transmitted keyboard and cursor control signals, coupled between said plurality of computer user terminals (1-16) and said switching hub (40), a computer interface module (51-178) for receiving said received video signals, coupled between said plurality of computers (201-328) and said switching hub (40), characterized in that the physical architecture of the switching hub (40) is a
  • the invention provides a switching hub (40) comprising a plurality of removable and hot swappable switch modules (41) each with its own crosspoint switching arrangement (402, 501, 502) and central processing unit (400), each module comprising an analogue transmitter (43) circuit and/or an analogue receiver (42) circuit, a programmable digital circuit (44) for handling digital data signals, and a backplane (45) interface between the said analogue (42, 43) and digital (44) circuits.
  • a switching hub comprising a plurality of removable and hot swappable switch modules (41) each with its own crosspoint switching arrangement (402, 501, 502) and central processing unit (400), each module comprising an analogue transmitter (43) circuit and/or an analogue receiver (42) circuit, a programmable digital circuit (44) for handling digital data signals, and a backplane (45) interface between the said analogue (42, 43) and digital (44) circuits.
  • the invention provides a switching hub (40) comprising a crosspoint switching arrangement (402, 501, 502), including an analogue crosspoint switch (501, 502) with a switch topology based on a switched transconductance architecture.
  • the invention provides a switching hub (40) which is a modular system comprising a plurality of switch modules (41), each module comprising a separate analogue transmitter (43) circuit or an analogue receiver (42) circuit, each including an analogue crosspoint switching arrangement, a separate programmable digital circuit (44) for handling digital data signals and including a digital crosspoint switching arrangement, and a backplane (45) interface between the said analogue (42, 43) and digital (44) circuits, said analogue circuit embodying stripline structures for video bus channel paths.
  • the invention also provides methods of switching KVM signals in a KVM system, using the system described, and in the manner as herein set forth.
  • the invention creates a truly modular system, which is very easily scaleable to the desired system, in terms of connecting more users and computers as needs change, by simply adding more modules to the system.
  • This is achieved by providing switch modules, or packs of cards, for transmit and receive modes, providing access to a pre-determined number of user- or computer interfaces of the system.
  • each switch module can handle sixteen video channels, and with nine modules loaded, the system will allow sixteen users to control 128 computers in a non-blocking way.
  • the invention reduces costs of design and manufacture by splitting each switch module into an analogue card and a digital card, wherein the digital card is a common card which may be used interchangeably for both transmit and receive modes, i.e. bundled either with an analogue receiver or transmitter card.
  • the invention provides a fully "hot-swappable" modular KVM system. Every single removable module in the system may therefore be hot swappable, i.e. may be plugged or unplugged in a powered on condition. This includes; power-supplies, fan modules, all cards, control panel.
  • CAN-bus as internal communication
  • the invention provides communication between all cards based on a Controller Area Network (CAN) bus, for example; all switching information, system information, update information for the main CPU, update information for the programmable logic devices, control information.
  • CAN Controller Area Network
  • the preferred embodiment of the invention provides a digital card for handling vertical and horizontal synchronization signals (HS and VS) exclusively for the video channel, and the external communication.
  • VS and HS signals are not encoded onto the analogue color video signals (e.g. green and blue) " as in the prior art, US-A- 5,884,096 (Apex).
  • the invention improves transmitted video signal quality, without any loss of quality when a large number of computers are connected to the system.
  • These features include, but are not limited to the following:
  • analogue crosspoint switch topology based on “switched transconductance architecture” is preferred over the more common “bilateral mosfet (or CMOS) switch” type of device, described for instance in USA 5,884,096 (Apex).
  • the particular crosspoint switch used consists of an array of 128 transconductance input stages organized as eight 16: 1 multiplexers with a common, 16-line analogue input bus.
  • Each multiplexer is basically a folded-cascode high-speed voltage feedback amplifier with sixteen input stages. This architecture results in a low-power, large matrix crosspoint switch with high input resistance, low input capacitance and wide bandwidth without the use of additional input buffers.
  • Bi- lateral mosfet or CMOS switches on the other hand suffer from significant parasitic capacitance and finite ON resistance since they are not internally buffered. This reduces overall bandwidth and causes variation in bandwidth as outputs are added or removed from a driving input.
  • Controlled impedance "st ⁇ pline” techniques have been used in the design of the analogue video bus portion of the backplane in order to optimize signal integrity, channel bandwidth and crosstalk separation.
  • Adjacent channel crosstalk separation is enhanced by interleaving adjacent channel paths in an alternate tri- plate stnipline structure, i.e. all even channels are carried in one sti ⁇ pline structure and all odd channels are carried in an other. Expanding on the above technique additional stnipline structures may be used to further enhance the separation between channels thus further improving the crosstalk separation.
  • a specific pin assignment is used with the connector array in order to minimize the crosstalk separation between channels, in a technique which creates a pseudo-coaxial cavity for each analogue signal path within the mated connector body thereby resulting in optimal crosstalk separation.
  • a suitable connector for this technique is from the HDM plus range manufactured by Teradyne, Inc.
  • a suitable optocoupler is part HCPL-0531, supplied by Hewlett Packard, Inc.
  • the invention provides a KVM switching system with a fully redundant power supply, having at least two independent power supply systems. If one power supply fails, the other one will guarantee a stable system which will go on working without interruption.
  • the invention provides a programmable logic device, such as a field programmable gate array (FGPA) for switching the synchronization signals.
  • FGPA field programmable gate array
  • the logic device is preferably accessed by a data bus, an address bus and some control signals. This interface may be compatible to a standard microcontroller interface or a serial control link.
  • This device is preferably programmable from the main CPU of the system.
  • it is adapted to be automatically updated when the firmware of the CPU is updated.
  • LVDS Low Voltage Differential Transceiver
  • Differential LVDS drivers/receivers are used for the backplane. This reduces electromagnetic interference (EMI) and reduces crosstalk to other signals.
  • EMI electromagnetic interference
  • all programmable electronic devices may be reprogrammed or updated from a remote location.
  • updates could be performed by computers with a serial, parallel, LAN, Internet, Infra-red and radio controlled transmission.
  • the system could be configured via Internet.
  • control panel may be used for updating the whole system.
  • the update information is distributed via the CAN bus internally and the external command bus distributes this information to other switch modules. It is possible to update cards in other units connected to the system.
  • Another advantageous use of the control panel is to configure the system and do administrative work, including debugging the system.
  • a single CATS transmission cable may be used to interconnect workstation and computer interfaces to the KVM switching system hub.
  • Such a cable is of known construction, e.g. as described in US Patent Applications Nos. 60/043,085, 60/045,608, 09/073,178, 08/971,223, 08/971,224, all assigned to Cybex Inc. Flash upgradable firmware
  • Firmware in the system is preferably flash memory upgradeable.
  • the system starts up from a boot ROM/EPROM and looks for a newer firmware version in the flash memory. If there is a newer version, the system executes commands from the flash memory.
  • Figure 1 is a schematic representation of a high end KVM switching system in accordance with an embodiment of the present invention in which sixteen user workstations are connected with 128 computers;
  • Figure 2 is a block diagram of a common digital card, transmitter or receiver, comprised in a switch module of the system shown in Fig. 1;
  • FIG. 3 is a block diagram of the field programmable gate array (FGPA) and crosspoint switch arrangement of the digital card shown in Fig. 2;
  • FGPA field programmable gate array
  • Figure 4 is a block diagram of an analogue transmitter card, comprised in a switch module of the system shown in Fig. 1 ;
  • FIG. 5 is a block diagram of an analogue receiver card, comprised in a switch module of the system shown in Fig. 1 ;
  • Figure 6 is an end view of the rear panel of the switching hub unit shown in Fig. 1;
  • Figure 7 shows a portion of a backplane connector pin assignment, illustrating a shielding technique
  • FIG 8 shows further aspects of the analogue backplane interface shown in Figures 4 and 5;
  • Figure 9 shows an example of an alternate tri-plate stripline structure, described with reference to the analogue circuits shown in Figures 4 and 5.
  • FIG. 1 shows the high end KVM ("Keyboard- Video-Mouse”) computerized switching system or crosspoint switch according to the present invention, which allows a large number of computers to be coupled to a number of user terminals or workstations.
  • 128 computers (201-328) are interconnected with sixteen workstations (1-16), all computers being accessible from any one of the workstations, which may be remotely located in another room or building, for example.
  • Each workstation (1-16) comprises a user interface including a video monitor (la), a keyboard (lb) and a cursor control device such as a mouse (lc). Workstation input signals from the keyboard and the mouse are received by a user interface module (17-32), for example, a known system called 4xP, by Cybex Computer Products International Ltd.
  • the user interface module (17) packs and transmits/receives the bidirectional keyboard and mouse data signals over a communication link (33) to/from a switching hub (40). After being routed through the switching hub, the keyboard and mouse signals are retransmitted on another communication link (50) to a computer interface module (51) which is connected to a remotely-located computer (201).
  • the computer interface module may also of known design, preferably a Cybex 4xP.
  • the computer interface module separates and unpacks all the different types of data again and supplies the keyboard and mouse signals through appropriate connectors (180) to the input ports of the computer.
  • the computer interface module acts like a keyboard and mouse connected to the computer even when communication with the workstation system is lost. The emulation of keyboard and mouse at the computer interface module also lets the computer boot without error messages and failures.
  • the switching information needed for the switching hub switch is usually generated in the user interface module (17).
  • the information is provided to the switching hub (40) by the communication link (33), which already carries the mouse and keyboard data signals.
  • Analogue video signal output produced by the remote computer (201) is transmitted along the communication link (50) to the switching hub (40). This is then routed through the switching hub (40) and retransmitted to the user interface module (17), which provides the video signals to the monitor (la).
  • Synchronization signals, horizontal sync (HS) and vertical sync (VS) associated with the analogue video signals are transmitted to the switching hub (40), routed through the crosspoint switch arrangement, and then retransmitted to the user interface module (17).
  • the user interface module then provides the synchronization signals to the monitor (la).
  • the monitor (la), keyboard (lb) and mouse (lc) appear as if they are directly connected to the remote computer (201).
  • FIG. 1 also shows in general outline a block diagram of the switching hub
  • Switch modules (41) fitting within individual racks in the switching hub (see FIG. 6) housing each provide access either to sixteen user interface modules (17-23) or sixteen computer interface modules (51-67) of the system.
  • Each switch module is split into an analogue card (42, 43) and a digital card (44), in a back to back configuration.
  • the switch modules are not all identical, and may be configured either as a receive module (42, 44) or as a transmit module (43, 44).
  • the digital card (44) is most preferably common for both types of switch module, which reduces design and manufacturing costs.
  • the analogue card is either an analogue receiver (42) or analogue transmitter (43), adapted respectively to distribute incoming or outgoing video signals from the switching hub (40).
  • a combined analogue receiver/transmitter card is possible.
  • the digital card handles video synchronization signals, the external communication, and the control signals for the analogue cards. Control signals coming from the digital card and going to the analogue card are isolated with opto couplers.
  • Every switch module includes a sixteen by sixteen digital crosspoint switch arrangement (see FIG. 2) and has access to sixteen channels on a backplane (45).
  • a "channel" comprises different lines for each of the following signals: analogue video red, analogue video green, analogue video blue, a pair for vertical synchronization (VS) and a pair for horizontal synchronization (HS).
  • Communication between the cards is performed on an internal communication bus.
  • This communication is based on a differential CAN (controller area network) bus (404).
  • information sent on the CAN bus may be keyboard information, mouse information, switching information, system information, update information for the main CPU, update information for the programmable logic devices, control information.
  • Control panel A control panel (46) may be used for updating the whole system.
  • the update information is distributed via the CAN bus internally to other plugged cards and the external communication bus distributes this information to other units, for example user interface modules or computer interface modules.
  • Another use of the control panel is to configure the system and do administrative work.
  • the control panel could also be used for debugging the system, e.g. from workstation (47).
  • one switch module (41) consists of a digital card (44) and one analogue transmitter (43) or receiver (42) card.
  • the CPU (400) central processing unit shown in FIG.2 controls both cards, the digital and the analogue card.
  • the analogue card either transmits, or receives and switches the analogue video signals.
  • the digital card controls and distributes the digital data signals, which are necessary for mouse, keyboard and monitor switching.
  • a defined interface controls the analogue card.
  • CPU Central Processing Unit
  • Memory Memory
  • the CPU (400) on the digital card is, for example, a sixteen bit CMOS microcontroller (C167) from Siemens A.G. It uses a ROM (read only memory), a RAM (random access memory) and a Flash ROM. For the memory system (401), two of each (PAM and ROM) are used. The memory devices are 8 bits wide, so one device is used for the lower and one is used for the upper 8 bits of the 16-bit data bus. Everything in the system is flash upgradeable. So the system or CPU starts up from a Boot ROM/EPROM, but first looks for a newer firmware version in the flash memory.
  • the flash ROM can be updated on the card, through the system from a workstation (47), from a remote computer, or from the control panel (46), for example via an infrared link from a portable computer.
  • the central processing unit programs a programmable logic device, or FPGA (402) in this embodiment, programmed over a serial interface.
  • FPGA programmable logic device
  • This device is connected to the data, address and control bus of the CPU.
  • quad UARTs (403) are used on every module (41). These UARTs are also connected to the CPU data, address and control bus. Buffers may be used for driving such an amount of devices on the address bus.
  • the digital cards are fully bi-directional, i.e. all the input and output signals can be reversed by direction controller (408) (see FIG. 3), and a common card is used for a transmitter (43, 44) and a receiver (42, 44) switch module (41).
  • the digital part (44) of the module recognizes in what way it has to act depending on one direction signal coming from the analogue part.
  • the synchronization signals HS, VS come in from the computer interface module (51) differentially. They are received by differential line receivers and converted into CMOS compatible signal levels. All sixteen HS and sixteen VS signals are then connected to the FPGA.
  • FIG. 3 shows the FPGA (402) and crosspoint switch arrangement in more detail, which comprises from sixteen (16 by 1) multiplexers (450-466) for the HS and from sixteen (16 by 1) multiplexers (470-486) for the VS synchronization signals.
  • the sixteen inputs of each group of multiplexers are connected together.
  • the outputs of the multiplexers go out of the device again.
  • two 16 by 16 crosspoint switches are gene rated.
  • the CPU (400) selects one of the sixteen multiplexers with its coding on the address bus.
  • the data bus will carry the information which one of the sixteen inputs will forward to the output of the multiplexer.
  • Data registers (409) are updated with information from the data bus (406), when the address register recognizes a legal address and an update signal is sent to the corresponding data register. Connections could be released in the same way with the data bus on a low level on every signal.
  • the switching information is stored in the FPGA (402) when the device is selected with the chip-enable signal and the write signal goes low and rises again. The reset line will clear all connections. It is the same when the system is powered up again.
  • the FPGA is programmed by the CPU (400). It will be automatically updated when the firmware of the CPU is updated.
  • LVDS Low Voltage Differential Transceivers
  • LVDS low voltage differential signal
  • EMI electromagnetic interference
  • the LVDS driver could be reversed with the direction signal provided by the analogue card.
  • the LVDS transceiver (410) receives differential synchronization signals from the backplane, converts them into CMOS compatible signal level and forwards them to the FPGA crosspoint switch (402). This device will route the signals as needed for the user and outputs them to a CATS (Category 5 computer network cable) driver output section (411) again.
  • CATS Category 5 computer network cable
  • These differential drivers are in parallel to the receivers for the reverse direction and are controlled by the direction signal coming from the analogue card. There is only one of the parallel drivers active at one time.
  • the differential input or output from the CAT5 side are connected to the differential line receiver of the type 26C32 and are also connected to the differential line driver of the type 26C31.
  • the signal T/R determines the direction information.
  • the driver is active when this signal is on a low level because it is connected to the positive enable pin of the driver.
  • the T/R signal is also connected to the low active enable signal of the differential line receiver and in case of an active driver this receiver will be inactive and vice versa.
  • the external system communication is based on differential signals.
  • the previously prepared data packages, as prepared by the user or computer interface modules (17, 51) are received by differential line receivers at the CATS cable inputs. It should be noted that this communication is based on a full duplex proprietary communication protocol.
  • Incoming data packages are converted to a CMOS -compatible signal level and then forwarded to the UART (403) inputs.
  • UART For the sixteen communication links, four quad UARTs (403) are used. These UARTs are full duplex as well, and transmit and receive at the same time.
  • the serial data is converted into parallel data and stored in a FIFO (first in first out) memory.
  • the UART incorporates a 16-byte FIFO for every communication path.
  • the CPU which is connected to the UARTs via data, address and control buses (405, 406, 407) then has access to these bytes. The CPU will be informed by interrupt signals when bytes arrive.
  • the UARTs will also report reception errors or transmission errors to the CPU (400).
  • the CPU stores data bytes for external bus transmission in the UART. These data bytes are serialized and output to the CATS driver section (411) by the UART.
  • the data bus and the address bus are used.
  • To generate the 16- chip select signal only one chip select signal is used from the CPU.
  • the others are generated by an address decoder (412) which is built up from two 1 by 8 demultiplexers (See FIG.3). Therefore three lower address lines are connected to the UARTs themselves and four additional higher address lines are connected to the decoder devices.
  • the driver converts the CMOS signal into a differential signal and outputs it to the CATS connectors.
  • the CPU which receives and transmits all the data from and to the UARTs forwards all mformation with other destinations to the internal system bus which is located on the backplane (45).
  • This system bus is based on the CAN bus.
  • the integrated CAN module (404) of the CPU is used for this. All serial CAN data is output to a dedicated CAN driver (413) which converts the signals into differential signals.
  • the CAN system bus runs at a speed of lmhz, for example. In this way all the modules communicate with each other.
  • CAN bus data packages which are for a particular module are handled by the CPU in that module.
  • switching information it will send switching commands to the FPGA crosspoint switch (402), to the analogue video crosspoint switch (501, 502) and enable signals to the video buffers.
  • a serial synchronous interface 500 is used.
  • This interface (500) to the respective analogue card (42, 43) is separated by optocouplers to prevent noise on the analogue card.
  • This serial data is converted into sixteen parallel enable signals for the video buffers.
  • the six video crosspoint switches are controlled in the same way.
  • the serial synchronous data is clocked into the crosspoint switches.
  • This interface is also opto-isolated to prevent high frequency digital noise in the analogue portion of the system.
  • the front control panel (46) which is also connected to the internal CAN bus (414) will provide configuration information to the switch modules. This could be information like memory update information for the CPUs of the other switch modules (41).
  • the chassis address for this unit could be set with the control panel and it will be forwarded to other cards which need the information.
  • the front panel (46) could also be used as an interface for debugging the system.
  • the panel may be used to monitor the internal communication bus (CAN) and forward the information to a display or to a computer (47) connected via serial port to the panel. If needed the developer or user can read in or send out commands and data.
  • CAN internal communication bus
  • the control panel may also be used to monitor the primary and redundant power supply units (601, 602), and give a warning of voltage drops or power failures. It may also be used for monitoring the temperature in the system housing and will give an alarm in the case of overheating.
  • the user interface of the control panel may be a graphic display with a touch panel to enter commands and set up the system, or a character display with buttons or switches to enter information.
  • the system most preferably includes two independent, fully redundant power supply units. If one power supply (601) fails the other one (602) will guarantee a stable system which will go on working without interruption.
  • the power supplies are monitored by the control panel.
  • Every replaceable module in the system is most preferably designed to be "hot swappable”. Every single module, e.g. power supplies (601, 602), fan modules (603, 604), all switch modules (41), and the control panel (46), could be plugged or unplugged in a powered on condition without interruption of system function.
  • the novel modular design of the switch modules (41) allows each of these to be individually hot-swappable, a most advantageous feature of the invention.
  • the transmitter switch module (43, 44) consists of an analogue transmitter card (43) "stacked" on top of the digital card (44), as described above. Each input stage of the transmitter card presents a high impedance to the backplane analogue bus thereby causing negligible loading and maximizing signal integrity.
  • the analogue transmitter card is connected to the backplane analogue bus using, for example, a HDM plus daughtercard connector assembly (503), as supplied by Teradyne Inc.
  • the length of the printed circuit board (PCB) track between the connector and the input buffer amplifier (504) has been kept as short as possible in order to minimize stray parasitic capacitance and thereby maximize channel bandwidth.
  • the output of this amplifier directly drives (i.e. the transmission line is only terminated at the far end by its characteristic impedance) a controlled impedance transmission line implemented by a stripline structure embedded in the PCB structure during manufacture.
  • This stripline has a nominal impedance of 50 ⁇ + / - 15%.
  • a 16 X 16 analogue crosspoint switch which may comprise two 16 X 8 Buffered Video Crosspoint Switches (501, 502) per analogue signal (red, green, blue), for example, product part AD81 lO by Analog Devices, Inc.
  • a 16 X 16 non-blocking matrix the sixteen single-ended high impedance inputs of both devices are connected in parallel thus forming a 16 X 16 crosspoint matrix switch. Therefore to implement a 16 X 16 non-blocking crosspoint matrix for all three analogue signals (red, green, blue) requires six AD8110 devices (501, 502) in this embodiment of the invention.
  • Control signals from the corresponding and adjacent digital card (44) in the switch module (41) are supplied to the analogue transmitter card (43) as serial data via a stacker connector.
  • all control signals are "galvanically isolated” using opto-isolators (500), in a known manner.
  • opto-isolators 500
  • the selected active crosspoint output is buffered immediately by a wideband monolithic amplifier (505). This buffer directly drives a section of " stripline” similar to that described earlier.
  • This stripline section carries the routed signal to a correctly terminated input stage of discrete differential amplifier stage (506).
  • This differential amplifier stage provides the single-ended to balanced conversion.
  • This stage also provides switched "pre-emphasis".
  • the pre-emphasis applied here in conjunction with the equalization in the analogue receiver provides a means to accommodate a wide range of CATS cable lengths.
  • the balanced signal is connected to the respective RJ45 by a section of balanced stripline with a nominal 100 ⁇ differential impedance.
  • the analogue backplane bus consists of sixteen "Double Matched" transmission lines, (i.e. terminated at both ends by its characteristic impedance) implemented in a "stripline” structure with a loaded impedance of approximately 50 ⁇ .
  • the effective input impedance at any point along this transmission line is 25 ⁇ .
  • the analogue bus driver device in the receiver card drives this backplane with a nominal 25 ⁇ source impedance.
  • This matched impedance approach minimizes ringing on fast signal edges, (See FIG. 8).
  • Adjacent channel crosstalk is reduced by interleaving adjacent channel paths in an alternate tri-plate stripline structure, i.e. all even channels are carried in one stripline structure and all odd channels are carried in another offset structure. Expanding on the above technique additional stripline structures may be used to further enhance the separation between channels thus further improving the crosstalk separation, (See FIG. 9).
  • the connector chosen is preferably from the HDM plus range manufactured by Teradyne, Inc. This connector has an integral stripline structure and is optimized for controlled impedance environments between 50 ⁇ and 60 ⁇ . A specific pin assignment is used with this connector in order to maximize the crosstalk separation between channels, (See FIG.7).
  • This pin assignment creates a "pseudo-coaxial cavity" (700) defined by ground pins (701) surrounding each analogue signal path (702) within the mated connector body thereby resulting in optimal crosstalk separation.
  • the receiver switch module (42, 44) consists of an analogue receiver card (42) "stacked" on top of the digital card. Red , green, blue and HS synchronization information are presented to the analogue receiver card as electronically balanced or differential signal pairs. VS synchronization information, along with keyboard and mouse signals are routed directly to the digital card (44) underneath. Each channel or above signal group are accommodated in one CAT 5 cable assembly terminated in an RJ 45 connector. The balanced HS synchronization signal is directly routed internally to the digital card via the stacker connector. The analogue receiver does not perform any operation on this signal.
  • the remaining differential red, blue and green signals are routed from the RJ4S connectors to the input stages by balanced stripline with a nominal 100 ⁇ differential impedance, where they are converted to single-ended signals by discrete differential amplifier stages (509).
  • Each differential amplifier incorporates switched cable equalization in order to compensate for the progressive high frequency roll-off with increasing length of CATS cable used and therefore "flatten" the frequency response.
  • inactive or unused differential amplifier input stages have powerdown capability whereby the power supply voltage is removed from the stage. This also reduces internal heat produced from unused input stages that are turned on.
  • control signals required to provide the enable/disable function are derived from the serial data stream. This control information is extracted using two 8-bit shift registers and controls the discrete input differential amplifier stages directly.
  • the output signal is then buffered by a monolithic amplifier (508) whose output directly drives (i.e. the transmission line is only terminated at the far end by its characteristic impedance) a controlled impedance transmission line implemented by a stripline structure embedded in the PCB structure during manufacture.
  • This stripline has a nominal impedance of 50 ⁇ ⁇ / - 15%.
  • the termination for this section of stripline is placed as close as possible to the 16 X 16 analogue crosspoint switch (501, 502), similar to that described above for the transmitter card.
  • a crosspoint switch topology based on "switched transconductance architecture” has been chosen over the more common "bilateral mosfet switch” type of device.
  • the particular crosspoint switch used consists of an array of 128 transconductance input stages organized as eight 16:1 multiplexers with a common, 16-line analogue input bus.
  • Each multiplexer is basically a folded- cascode high-speed voltage feedback amplifier with sixteen input stages.
  • This architecture results in a low-power large matrix crosspoint switch with high input resistance, low input capacitance and wide bandwidth without the use of additional input buffers. Therefore to implement a 16 X 16 non-blocking crosspoint matrix for all three analogue video signals (red, green, blue) requires six AD8110 devices in the present implementation of the invention.
  • Control signals from the digital card underneath are supplied to the analogue receiver PCB as serial data via the stacker connector.
  • all control signals are "galvanically isolated” using opto isolators.
  • On the analogue side of the opto-isolated barrier this serial data stream is fed directly to the analogue crosspoint switches and determines the signal routing within the crosspoint switch.
  • the selected active crosspoint output is buffered immediately by a wideband monolithic amplifier (511). This buffer directly drives a section of" stripline” similar to that described earlier.
  • This stripline section carries the signal to the correctly terminated input stage of the "backplane analog bus” driver circuit (510) located close to the HDM plus daughtercard connector (503). This placement is necessary in order to keep the unterminated "stub" length short when the bus driver is disabled.
  • the analogue transmitter card (42) is connected to the backplane analogue bus using a HDM plus daughtercard connector assembly, as described above.
  • the analogue bus driver used is a MAX4223EUT-T device, supplied by Maxim. This device has an output disable function which is activated by "pulling" a shutdown control pin (SHDN) low (507).
  • SHDN shutdown control pin

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Studio Circuits (AREA)

Abstract

L'invention concerne un système de commutation permettant d'interconnecter une pluralité de terminaux utilisateurs d'ordinateurs (1-16), comprenant des dispositifs d'interface utilisateurs dotés d'un clavier (1b), d'une unité d'affichage vidéo (1a) et d'un dispositif de commande curseur (1c), avec une pluralité d'ordinateurs (201-328) dans un réseau informatique et permettant à un utilisateur d'accéder à un ou plusieurs ordinateurs quelconques à partir des dispositifs d'interface utilisateurs ou d'un terminal unique. Ce système comprend un concentrateur de commutation (40) permettant d'acheminer des signaux de commande de clavier et de curseur émis à partir d'un terminal quelconque (1) parmi les terminaux (1-16) vers un ordinateur sélectionné (201) et d'acheminer des signaux vidéo reçus à partir dudit ordinateur vers un des terminaux, ces signaux étant aussi bien sous forme vidéo qu'audio, un module d'interface utilisateur (17-32) permettant de recevoir des signaux de commande de clavier et de curseur émis et étant couplé entre les terminaux utilisateur d'ordinateur (1-16) et le concentrateur de commutation (40), un module d'interface d'ordinateur (51-178) permettant de recevoir les signaux vidéo reçus et étant couplé entre les ordinateurs (201-328) et le concentrateur de commutation (40).
PCT/US2000/042291 1999-05-26 2000-11-29 Systeme de commutation de clavier-video-souris comprenant un nombre eleve d'extremites WO2002061594A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US2000/042291 WO2002061594A1 (fr) 1999-05-26 2000-11-29 Systeme de commutation de clavier-video-souris comprenant un nombre eleve d'extremites

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
IE19990431A IES990431A2 (en) 1999-05-26 1999-05-26 High end KVM switching system
PCT/US2000/042291 WO2002061594A1 (fr) 1999-05-26 2000-11-29 Systeme de commutation de clavier-video-souris comprenant un nombre eleve d'extremites
CA002327988A CA2327988C (fr) 1999-05-26 2000-12-08 Systeme de commutation kvm haut de gamme

Publications (1)

Publication Number Publication Date
WO2002061594A1 true WO2002061594A1 (fr) 2002-08-08

Family

ID=27171425

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/042291 WO2002061594A1 (fr) 1999-05-26 2000-11-29 Systeme de commutation de clavier-video-souris comprenant un nombre eleve d'extremites

Country Status (1)

Country Link
WO (1) WO2002061594A1 (fr)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005004490A2 (fr) * 2003-06-13 2005-01-13 Lumexis Corporation Reseau optique d'interface a distance
EP1671239A1 (fr) * 2003-09-18 2006-06-21 Riip, Inc. Systeme de gestion de serveurs modulaire intelligent pour faire fonctionner et localiser selectivement une pluralite d'ordinateurs
CN100388167C (zh) * 2005-03-25 2008-05-14 宏正自动科技股份有限公司 具有整合式网络集线器的键盘/影像/鼠标切换器
US8184974B2 (en) 2006-09-11 2012-05-22 Lumexis Corporation Fiber-to-the-seat (FTTS) fiber distribution system
US9036487B2 (en) 2009-08-20 2015-05-19 Lumexis Corporation Serial networking fiber optic inflight entertainment system network configuration
US9118547B2 (en) 2009-08-06 2015-08-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
CN112506297A (zh) * 2020-12-08 2021-03-16 天津津航计算技术研究所 一种用于vpx机箱的多计算机显示控制切换方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999022294A1 (fr) * 1997-10-28 1999-05-06 Cccnetwork Systems Group Limited Systeme d'ordinateurs multi-utilisateur
US5937176A (en) * 1995-08-25 1999-08-10 Apex Pc Solutions, Inc. Interconnection system having circuits to packetize keyboard/mouse electronic signals from plural workstations and supply to keyboard/mouse input of remote computer systems through a crosspoint switch
WO1999051018A1 (fr) * 1998-03-30 1999-10-07 Micro Computer Technology, Inc. Systeme et procede pour initialiser, exploiter et surveiller a distance un ordinateur polyvalent
WO2000011559A1 (fr) * 1998-08-25 2000-03-02 Cybex Computer Products Corporation Appareil, procede et systeme de commande et de surveillance d'un systeme de commutation pour clavier, video et souris

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5937176A (en) * 1995-08-25 1999-08-10 Apex Pc Solutions, Inc. Interconnection system having circuits to packetize keyboard/mouse electronic signals from plural workstations and supply to keyboard/mouse input of remote computer systems through a crosspoint switch
WO1999022294A1 (fr) * 1997-10-28 1999-05-06 Cccnetwork Systems Group Limited Systeme d'ordinateurs multi-utilisateur
WO1999051018A1 (fr) * 1998-03-30 1999-10-07 Micro Computer Technology, Inc. Systeme et procede pour initialiser, exploiter et surveiller a distance un ordinateur polyvalent
WO2000011559A1 (fr) * 1998-08-25 2000-03-02 Cybex Computer Products Corporation Appareil, procede et systeme de commande et de surveillance d'un systeme de commutation pour clavier, video et souris

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005004490A2 (fr) * 2003-06-13 2005-01-13 Lumexis Corporation Reseau optique d'interface a distance
WO2005004490A3 (fr) * 2003-06-13 2005-04-14 Lumexis Corp Reseau optique d'interface a distance
EP1671239A1 (fr) * 2003-09-18 2006-06-21 Riip, Inc. Systeme de gestion de serveurs modulaire intelligent pour faire fonctionner et localiser selectivement une pluralite d'ordinateurs
EP1671239A4 (fr) * 2003-09-18 2008-12-10 Riip Inc Systeme de gestion de serveurs modulaire intelligent pour faire fonctionner et localiser selectivement une pluralite d'ordinateurs
CN100388167C (zh) * 2005-03-25 2008-05-14 宏正自动科技股份有限公司 具有整合式网络集线器的键盘/影像/鼠标切换器
US8184974B2 (en) 2006-09-11 2012-05-22 Lumexis Corporation Fiber-to-the-seat (FTTS) fiber distribution system
US9118547B2 (en) 2009-08-06 2015-08-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US9532082B2 (en) 2009-08-06 2016-12-27 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US9036487B2 (en) 2009-08-20 2015-05-19 Lumexis Corporation Serial networking fiber optic inflight entertainment system network configuration
US9344351B2 (en) 2009-08-20 2016-05-17 Lumexis Corporation Inflight entertainment system network configurations
CN112506297A (zh) * 2020-12-08 2021-03-16 天津津航计算技术研究所 一种用于vpx机箱的多计算机显示控制切换方法

Similar Documents

Publication Publication Date Title
US6388658B1 (en) High-end KVM switching system
US7590763B2 (en) Device for use in a system for processing keyboard, video and mouse signals
EP0372801B1 (fr) Méthode et appareil pour configurer des voies de données dans une station du réseau
US8582598B2 (en) Local area network for distributing data communication, sensing and control signals
US7453870B2 (en) Backplane for switch fabric
US8532086B1 (en) Method and system for multi level switch configuration
US6678268B1 (en) Multi-interface point-to-point switching system (MIPPSS) with rapid fault recovery capability
US20050213989A1 (en) Reconfigurable data communications system with a removable optical backplane connector
US7613854B2 (en) Keyboard video mouse (KVM) switch wherein peripherals having source communication protocol are routed via KVM switch and converted to destination communication protocol
US6426952B1 (en) Multi-interface point-to-point switching system (MIPPSS) having an internal universal signal format
EP1158414A2 (fr) Système d'interconnexion d'ordinateurs
JP2004536377A5 (fr)
WO1999011104B1 (fr) Procede d'interconnexion electronique et appareil permettant de raccourcir les temps de propagation
US20050235079A1 (en) Keyboard video mouse switch for multiple chaining and the method thereof
US6580720B1 (en) Latency verification system within a multi-interface point-to-point switching system (MIPPSS)
US20080123635A1 (en) Matrix switching system
JPH0896900A (ja) コネクタモジュール
WO2002061594A1 (fr) Systeme de commutation de clavier-video-souris comprenant un nombre eleve d'extremites
US6728807B1 (en) Using switch fabric blades in a modular network to connect port plates
US6628648B1 (en) Multi-interface point-to-point switching system (MIPPSS) with hot swappable boards
US20050038949A1 (en) Apparatus for enabling distributed processing across a plurality of circuit cards
US6526048B1 (en) Multi-interface point-to-point switching system (MIPPSS) under unified control
DE69906959T2 (de) Hochqualität-KVM-Vermittlungssystem
US6580692B1 (en) Dynamic switch path verification system within a multi-interface point-to-point switching system (MIPPSS)
JPH11510012A (ja) クロスバー交換機及びマルチポイントトポロジーを使用するシリアル制御並びにデータ相互接続システム

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP