WO2002031803A1 - Afficheur a emission de champ pour signaux video entrelaces et sequentiels et procede de commande associe - Google Patents

Afficheur a emission de champ pour signaux video entrelaces et sequentiels et procede de commande associe Download PDF

Info

Publication number
WO2002031803A1
WO2002031803A1 PCT/US2000/028332 US0028332W WO0231803A1 WO 2002031803 A1 WO2002031803 A1 WO 2002031803A1 US 0028332 W US0028332 W US 0028332W WO 0231803 A1 WO0231803 A1 WO 0231803A1
Authority
WO
WIPO (PCT)
Prior art keywords
row
line
display
interlaced
pulse
Prior art date
Application number
PCT/US2000/028332
Other languages
English (en)
Inventor
Ronald L. Hansen
Original Assignee
Candescent Technologies Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Candescent Technologies Corporation filed Critical Candescent Technologies Corporation
Priority to PCT/US2000/028332 priority Critical patent/WO2002031803A1/fr
Publication of WO2002031803A1 publication Critical patent/WO2002031803A1/fr

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources

Definitions

  • the present invention relates to the field of flat panel display screens. More specifically, the present invention relates to the field of flat panel field emission displays (FEDs)s. In one aspect there is disclosed a circuit and method for display of interlaced and non-interlaced video information on a flat panel display apparatus.
  • FEDs field emission displays
  • Cathode ray tube (CRT) displays generally provide the best brightness, highest contrast, best color quality, and largest viewing angle of prior art flat panel displays.
  • CRT displays typically use a layer of phosphor which is deposited on a glass faceplate. These CRT displays generate a raster image by using electron beams which generate high energy electrons that are scanned across the faceplate in a desired pattern. The electrons excite the phosphor to produce visible light which in turn render the desired image.
  • CRT displays are large and bulky. Hence, numerous attempts are being made to devise a commercially practical flat panel display that has comparable performance as a CRT display but is more compact in size and weight.
  • An FED device (also called “thin CRT” device) is a thin profile, flat display device which renders an image on a flat viewing surface in response to electrons striking a phosphor layer. Within the FED device, electrons are typically emitted by field emission.
  • An FED device typically contains a faceplate (also called frontplate or “anode”) structure and a backplate (also called baseplate or “cathode”) structure connected together through a peripheral or outer wall. The phosphor layer is associated with the faceplate while the electrons are emitted from the backplate. The resulting enclosure is held at a high vacuum.
  • a white pixel is composed of a red, a green and a blue color point or "spot."
  • white can be perceived by the viewer at the pixel screen position.
  • the separate red, green and blue data that corresponds to the color intensities of a particular pixel is called the pixel's color data.
  • Color data is often called gray scale data.
  • Gray scale resolution is directly related to the amount of different intensities to which each red7green and blue point can be driven.
  • a typical FED display screen is composed of a matrix of color points where three color points (red, green, blue) make up a pixel. Therefore, an FED display screen contains a matrix of pixels.
  • the color points are individually driven by vertically aligned column lines (to provide a red, a blue and a green color point) and all color points of a pixel are driven by a common row line which energizes an entire horizontally aligned row of color points.
  • An FED display of this type can have 3x number of columns and n number of rows of color points. Because there are three color points per pixel, there are actually x columns and n rows of pixels.
  • Rows are sequentially energized, one at a time, to display a row of information which is presented over all column drivers. Rows are displayed at a very fast rate, one row at a time, until all rows of the screen are displayed to form a frame of information, e.g., until all n * x number of pixels are energized. If a frame is presented at a rate of 30 Hz, the row update rate would be n * 30 Hz for a display having n rows.
  • Video information can be rendered by a display device using interlaced display mode or non-interlaced ("sequential") display mode.
  • non-interlaced display-mode each of the n rows of a frame are energized at the row update rate, one after the other in numerical sequence from row 1 to row n, to render a single frame.
  • One such non-interlaced display format is the VGA format that is popular with personal computers.
  • interlaced display modes in use today such as the interlaced NTSC standard.
  • an interlaced- format a frame is made up of two fields. The first field displays only the odd rows, skipping the even rows! The second field displays the even rows, skipping the odd rows.
  • the field update rate is therefore twice the frame update rate for interlaced displays.
  • the present invention provides a mechanism and method for providing display circuitry that is capable of rendering both interlaced and non- interlaced display formats in the same flat panel display device.
  • the present invention further provides such dual display mode capabilities within a flat panel display device where the device also can adjust to the required display format without requiring any manual user involvement thereby appearing transparent to the user.
  • a circuit and method are described herein for rendering both interlaced and non-interlaced video information on a flat panel display apparatus using the same row enable and row driver circuitry for both display modes.
  • the present invention allows shift register-type row drivers to be operable to display both interlaced mode or non-interlaced mode video information.
  • the flat panel display apparatus is a field emission display (FED) screen.
  • FED field emission display
  • a matrix of rows and columns is provided and emitters are situated within each row-column intersection. Rows are activated sequentially and separate gray scale information is presented to the columns. In one embodiment, rows are activated sequentially from the top most row down to the bottom row with only one row asserted at a time.
  • each pixel contains one red, one green and one blue phosphor spot.
  • the present invention includes circuitry for enabling the shift register-type row drivers to operate in one of two different video, display modes.
  • the rows are enabled sequentially with each pulse width being of the sufficient duration ("long pulse") such that the respective row is able to display image data thereon.
  • the rows are enabled for the display of non-interlaced ("sequential") video information where each row is sequentially enabled one after the other.
  • a frame of video information therefore comprises n rows for a display having x columns and n rows of pixels. An example of this is the VGA display standard within the field of personal computers.
  • the second display mode called an interlaced mode, every other row is to be rendered in a first field followed by a second field rendering the other rows.
  • the first field can display the odd numbered rows followed by a second field displaying the even numbered rows, or vice-versa.
  • Two fields therefore make up the frame in the interlaced mode.
  • An example of this is the NTSC interlaced display standard.
  • the present invention energizes every other row with a row driving pulse too short ("short pulse") to effect the display of information on the row.
  • the driving pulse is too short to perceptively energize the row.
  • Interlaced video can therefore be displayed using the same row enable and driver circuitry that otherwise is applicable for non- interlaced display thereby adding flexibility and advanced display capabilities to the flat panel display without requiring two sets of driver circuitry. Moreover, by providing n short pulses, per long pulse, every nth row can be energized for realizing alternate interlaced display modes.
  • embodiments of the present invention include a method of displaying image information on a flat panel display screen having a matrix of pixels aligned by row lines and column lines wherein each pixel is located at an intersection of one row line and several column lines, the method comprising the steps of: a) in synchronization with each energized row, presenting color signals to a plurality of column drivers which respectively drive the column lines; and b) sequentially energizing the row lines wherein only one row line is energized at a time, the step b) comprising the steps of: b1) energizir ⁇ g" an ith row line for a sufficie ⁇ t duration which is sufficient to perceptively display image information on the ith row line; b2) energizing an (i+1 )th row line for an insufficient duration which is insufficient to perceptively display image information on the (i+1)th row line; and b3) displaying a first field of image information on the flat panel display screen by repeating the steps b1) and b
  • Embodiments also include a field emission display device comprising: a plurality of column drivers each coupled to a respective column line, the column drivers for driving color signals over column lines; a plurality of row drivers each coupled to a respective row line, each row driver for energizing a respective row line when enabled and simultaneously presented with a row-on time pulse; row enable circuitry coupled to the plurality of row drivers for sequentially enabling the plurality of row drivers wherein only one row driver is enabled at a time; and a clock generator coupled to update the row enable circuitry, the clock generator for generating clock pulses which are separated by a sufficient duration to perceptively energize a row line and the clock generator also for generating clock pulses separated by an insufficient duration which fails to perceptively energize a row line, wherein the clock generator is used for the display of non-interlaced video information by generating clock pulses that are separated by the sufficient duration and wherein the clock generator is also used for the display of non-interlaced video information by generating clock pulses separated by the sufficient
  • Figure 1 is a cross section structural view of part of a flat panel FED screen that utilizes a gated field emitter situated at the intersection of a row and a column line.
  • Figure 2 is a plan view of internal portions of the flat panel FED screen of the present invention and illustrates several intersecting rows and columns of the display.
  • Figure 3A illustrates a plan view of an flat panel FED screen in accordance with the present invention illustrating row and column drivers and numerous intersecting rows and columns.
  • Figure 3B is a circuit schematic illustrating the shift register-type enable and driver circuitry of the row lines in accordance with the present invention.
  • Figure 4 is a circuit schematic illustrating circuitry utilized by the present invention for generating the row on-time pulse used by the row driver circuits.
  • Figure 5 is an illustration of the column drivers of the flat panel FED screen of the present invention.
  • Figure 6A illustrates timing diagrams of the signals produced by the circuitry of the present invention for rendering the odd field of an interlaced video signal.
  • Figure 6B illustrates timing diagrams of the signals produced by the circuitry of the present invention for rendering the even field of an interlaced video signal.
  • Figure 6C illustrates timing diagrams of the signals produced by the circuitry of the present invention for rendering a frame of a non-interlaced video signal.
  • Figure 6D illustrates timing diagrams of the signals produced by the circuitry of the present invention for displaying an alternate interlaced video signal.
  • Figure 7 is a perspective view of a computer system in accordance with one embodiment of the present invention.
  • Figure 8 is a block diagram of circuitry of a general purpose computer system including an FED screen of the present invention.
  • FIG.1 illustrates a multi-layer structure 75 which is a portion of an FED flat panel display.
  • the multi-layer structure 75 contains a field-emission backplate structure 45, also called a baseplate structure, and an electron-receiving faceplate structure 70.
  • An image is generated by faceplate structure 70.
  • Backplate structure 45 commonly consists of an electrically insulating backplate 65, an emitter (or cathode) electrode 60, an electrically insulating layer 55, a patterned gate electrode 50, and a conical electron-emissive element 40 situated in an aperture through insulating layer 55.
  • One type of electron- emissive element 40 is described in United States Patent Number 5,608,283, issued on March 4, 1997 to Twichell et al. and another type is described in United States Patent Number 5,607,335, issued on March 4, 1997 to Spindt et al., which are both incorporated herein by reference.
  • the tip of the electron- emissive element 40 is exposed through a corresponding opening in gate electrode 50.
  • Emitter electrode 60 and electron-emissive element 40 together constitute a cathode of the illustrated portion 75 of the FED flat panel display 75.
  • Faceplate structure 70 is formed with an electrically insulating faceplate 15, an anode 20, and a coating of phosphors 25. Electrons emitted from element 40 are received by phosphors portion 30. .
  • Anode 20 of Figure 1 is maintained at a positive voltage relative to cathode 60/40.
  • the anode voltage is 100-300 volts for spacing of 100-200 urn between structures 45 and 70 but in other embodiments with greater spacing the anode voltage is in the kilovolt range.
  • the anode voltage is also impressed on phosphors 25.
  • a suitable gate voltage is applied to gate electrode 50, electrons are emitted from electron-emissive element 40 at various values of off-normal emission angle theta 42.
  • the emitted electrons follow non-linear (e.g., parabolic) trajectories indicated by lines 35 in Figure 1 and impact on a target portion 30 of the phosphors 25.
  • the phosphors struck by the emitted electrons produce light of a selected color and represent a phosphor spot.
  • a single phosphor spot can be illuminated by thousands of emitters.
  • Phosphors 25 are part of a picture element ("pixel") that contains other phosphors (not shown) which emit light of different color than that produced by phosphors 25.
  • a pixel contains three phosphor spots, a red spot, a green spot and a blue spot.
  • the pixel containing phosphors 25 adjoins one or more other pixels (not shown) in the FED flat panel display. If some of the electrons intended for phosphors 25 consistently strike other phosphors (in the same or another pixels), the image resolution and color purity can become degraded.
  • the pixels of an FED flat panel screen are arranged in a matrix form including columns and rows. In one implementation, a pixel is composed of three phosphor spots aligned in the same row, but having three separate columns. Therefore, a single pixel is uniquely identified by one row and three separate columns (a red column, a green column and a blue column).
  • target phosphor portion 30 depends on the applied voltages and geometric and dimensional characteristics of the FED flat panel display 75. Increasing the anode/phosphor voltage to 1 ,500 to 10,000 volts in the FED flat panel display 75 of Figure 1 requires that the spacing between the backplate structure 45 and the faceplate structure 70 be much greater than 100-200 um. Increasing the interstructure spacing to the value needed for a phosphor potential of 1 ,500 to 10,000 causes a larger phosphor portion 30, unless electron focusing elements (e.g., gated field emission structures) are added to the FED flat panel display of Figure 1. Such focusing elements can be included within FED flat panel display structure 75 and are described in United States Patent Number 5,528,103 issued on June 18, 1996 to Spindt, et al., which is incorporated herein by reference.
  • electron focusing elements e.g., gated field emission structures
  • the brightness of the target phosphor portion 30 depends on the voltage potential applied across the cathode 60/40 and the gate 50. The larger the voltage potential, the brighter the target phosphor portion 30. Secondly, the brightness of the target phosphor portion 30 depends on the amount of time a voltage is applied across the cathode 40/60 and the. gate 50 (e.g., on-time window). The larger the on-time window, the brighter the target phosphor portion 30. Therefore, within the present invention, the brightness of FED flat panel structure 75 is dependent on the voltage and the amount of time (e.g., "on- time") the voltage is applied across cathode 60/40 and the gate 50.
  • the amount of time e.g., "on- time
  • the FED flat panel display screen is subdivided into an array of horizontally aligned rows and vertically aligned columns of pixels.
  • a portion 100 of this screen array is shown in Figure 2.
  • the boundaries of a respective pixel 125 are indicated by dashed lines.
  • Three separate emitter lines 230 are shown.
  • Each emitter line 230 is a row electrode for one of the rows of pixels in the array.
  • the middle row electrode 230 is coupled to the emitter cathodes 60/40 ( Figure 1) of each emitter of the particular row associated with the electrode.
  • a portion of one pixel row is indicated in Figure 2 and is situated between a pair of adjacent spacer walls 135.
  • a pixel row is comprised of all of the pixels along one row line 250.
  • Each column of pixels has three gate lines 250: (1) one for red; (2) a second for green; and (3) a third for blue.
  • each pixel column includes one of each phosphor stripes (red, green, blue), three stripes total. It is appreciated that "row” and “column” designations could be reversed in an alternate embodiment.
  • Each of the gate lines 250 is coupled to the gate 50 ( Figure 1) of each emitter structure of the associated column. This structure 100 is described in more detail in United States Patent Number 5,477,105 issued on December 19, 1995 to Curtin, et al., which is incorporated herein by reference.
  • the red, green and blue phosphor stripes 25 are maintained at a positive voltage of 1 ,500 to 10,000 volts relative to the voltage of the emitter-electrode 60/40.
  • elements 40 in that set emit electrons which are accelerated toward a target portion 30 of the phosphors in the corresponding color.
  • the excited phosphors then emit light.
  • a screen frame refresh cycle (performed at a rate of approximately 60 Hz in one embodiment), only one row is active at a time and the column lines are energized to illuminate the one row of pixels for the on-time period.
  • FIG. 3A illustrates circuitry of an FED flat panel display screen 200 in accordance with the present invention.
  • Screen pixel region 100 as described with respect to Figure 2, is also shown in Figure 3A.
  • the FED flat panel display screen 200 consists of n row lines (horizontal) and 3x column lines (vertical). For clarity, a row line is called a "row” and a column line is called a "column.” Row lines are driven by row group driver circuits 220a-220c. Shown in Figure 3A are row groups 230a, 230b and 230c. Each row group is associated with a particular row group driver circuit; three row group driver circuits are shown 220a-220c.
  • Row group driver circuits 220a-220c are placed along the periphery of the FED flat panel display screen 200. In Figure 3A, only three row drivers are shown for clarity. Each row driver 220a-220c is responsible for driving a group of rows. For instance, row driver 220a drives rows 230a, row driver 220b drives rows 230b and row driver 220c drives rows 230c. Although an individual row driver is responsible for driving a group of rows, only one row is active at a time across the entire FED flat panel display screen 200. Therefore, an individual row driver drives at most one row line at a time, and when the active row line is not in its group during a refresh cycle it is not driving any row line.
  • a supply voltage line 212 is coupled in parallel to all row drivers 220a-220c and supplies the row drivers with a driving voltage for application to the cathode 60/40 of the emitters. In one embodiment, the row driving voltage is negative in polarity.
  • Figure 3B illustrates the individual row driver circuits 820a-820n that are respectively coupled to each row line of row lines 230(1 )-230(n).
  • One or more of the individual driver circuits 820a-820n may be incorporated within the group drivers 220a-220c of Figure 3A.
  • a row on-time signal is supplied to each row driver 820a-820n in parallel over line 216 of Figure 3B.
  • the row on-time pulse originates from a row on-time pulse generation circuit 300.
  • the row on-time line 216 is low, all row drivers 820a-820n of FED screen 200 are disabled and no row can be energized.
  • the row drivers 820a-820n each receive the same row on-time pulse simultaneously.
  • a horizontal clock signal is also supplied to each row driver 820a-820n in parallel over clock line 214 of Figure 3B.
  • the horizontal clock signal of line 214 originates from horizontal clock generation circuit 630.
  • the horizontal clock signal or synchronization signal pulses upon each time a new row is to be energized ( Figure 60).
  • the n rows of a frame are energized, one at a time, to form a frame of data. Assuming an exemplary frame update rate of 60 Hz, all rows are updated once every 16.67 milliseconds. Assuming n rows per frame update, the horizontal clock signal pulses once every 16.67/n milliseconds.
  • a vertical clock signal of line 625 of Figure 3B is generated by a vertical synchronization generation circuit 620.
  • Line 625 is coupled to the horizontal clock generation circuit 630.
  • the vertical synchronization generation circuit 620 In non-interlaced modes, the vertical synchronization generation circuit 620 generates a pulse over line 625 at the start of each frame of video information. In interlaced modes, the vertical synchronization generation circuit 620 generates a pulse over line 625 at the start of each field of video information where two fields make up a single frame.
  • the row on-time pulse of line 216 is required to provide the driving signal of a row, the present invention utilizes shift register-type enable circuitry to enable only one row at a time.
  • All row drivers of FED 200 of Figure 3B are configured to implement one large serial shift register having n bits of storage, one bit per row.
  • the serial shift register is made up of individual shift memory stages shown as 610a-610n. Each shift stage stores one bit.
  • the serial shift stages 610a-610n are coupled in series by connections 812a-812n. All the shift stages 610a-610n are clocked by the horizontal clock 214.
  • Row enable data is initially shifted through these row drivers using a row data line 212 ( Figure 3A) that is coupled to the row drivers 220a-220c in serial fashion. When the bits have shifted through, they are injected again at the top for the next update cycle.
  • the corresponding enabled row is driven with the voltage value as seen over voltage supply line 212 ( Figure 3A).
  • the other rows are driven with the row off.
  • the size of the row on-time pulse can be varied to vary the brightness of the FED flat panel display screen 200 of Figure 3A and Figure 3B. To increase the brightness, the on-time pulse can be is expanded. To decrease the brightness, the on-time pulse is decreased. Since the relative voltage amplitudes are not altered on the column drivers, the FED 200 does not degrade gray-scale resolution by altering brightness in the above fashion.
  • Figure 4 illustrates row on-time generation circuit 300 utilized by embodiments of the present invention for generating the row on-time pulse of line 216.
  • the row on-time generator 300 can be situated adjacent to the row drivers 220a-220c and column drivers 240 of FED flat panel display screen 200.
  • the display average brightness can be controlled by pulse width modulating the row on-time pulse of line 216.
  • the gray-scale generation is controlled by amplitude modulation of the column drivers 240, e.g., by controlling the magnitude of the column driver voltages. In this case, the average brightness is linearly proportional to the row on-time window of line 216.
  • the row on-time pulse As the brightness is to be increased, the row on-time pulse is increased and as the brightness is to be decreased, the row on-time pulse is decreased.
  • An advantage of this type of brightness control is that the gray-scale resolution of the pixels of the FED screen 200 is not degraded as the on-time window is varied. This is the case because neither the column data nor the column driver output voltages are altered.
  • the row on-time generator 300 of Figure 4 includes a one-shot circuit 325 coupled to a resistor and capacitor network (RC network) consisting of a voltage controlled resistor 310 and a capacitor 315.
  • Line 330 is tied to ground or -Vcc.
  • the one shot circuit 325 determines the length of the on-time pulse of the row drivers 820a-820n ( Figure 3B). Therefore, the on-time pulse of the row drivers 820a-820n can be variable and depends on the desired brightness of the FED flat panel display screen 200.
  • the resistance of the voltage controlled resistor 310 varies depending on the voltage over line 312 which carries a brightness signal.
  • the voltage over line 312 varies and represents a brightness signal which is a setting indicative of the desired brightness of the FED flat panel display screen 200.
  • the voltage over line 312 can be controlled as a result of a manual knob made user-assessable or from a circuit that performs automatic compensation or normalization. Alternatively, the. voltage over line 312 can be a result of a mixture of manual and automatic origin.
  • One end of the voltage controlled resistor 310 is coupled at node 305 to a logical level (e.g., 3.3 or 5 volts DC).
  • the RC network of Figure 4 determines the pulse width of the one-shot circuit 325 using well known mechanisms.
  • the output 216 of the one-shot circuit 325 is low when active and high otherwise. Therefore, the on-time pulse as determined by the one-shot circuit 325 is. measured by its low output value in this embodiment.
  • the one-shot circuit 325 is coupled to receive the horizontal synchronization pulse over line 214. Therefore, the length of the on-time pulse is determined by the RC network and it starts in synchronization with the horizontal clock signal received over line 214.
  • the output of the one-shot circuit 325 is coupled to drive the row on-time line 216.
  • FIG. 3A there are three columns per pixel within the FED flat panel display screen 200 of the present invention.
  • Column lines 250a control one column of pixels
  • column lines 250c control another column line of pixels, etc.
  • Figure 3A also illustrates the column drivers 240 that control the gray-scale information for each pixel.
  • the column drivers 240 drive amplitude modulated voltage signals over the column lines.
  • the column drivers 240 can be broken into separate circuits that each drive groups of column lines.
  • the amplitude modulated voltage signals driven over the column lines 250a-250e represent gray-scale data for a respective row of pixels.
  • the column drivers 240 receive gray-scale data to independently control all of the column lines 250a-250e of a pixel row of the FED flat panel display screen 200.
  • the column drivers 240 may receive gray-scale data to independently control all of the column lines 250a- 250e of a pixel row of the FED flat panel display screen 200. Therefore, while only one row is energized per horizontal clock, all columns 250a-250e are energized during the on-time pulse.
  • the horizontal clock signal over line 214 synchronizes the loading of a pixel row of gray-scale data into the column drivers 240.
  • Column drivers 240 receive column data over column data line 205 and column drivers 240 are also coupled in common to a column voltage supply line 207.
  • Different voltages are applied to the column lines by the column drivers 240 to realize different gray-scale colors.
  • all column lines are driven with gray-scale data (over column data line 205) and simultaneously one row is activated. This causes a row of pixels of illuminate with the proper grayscale data. This is then repeated for another row, etc., once per pulse of the horizontal clock signal of line 214, until the entire frame is filled.
  • the gray-scale data for the next pixel row is simultaneously loaded into the column drivers 240.
  • the column drivers assert their voltages within the on-time pulse.
  • the column drivers 240 have an enable line. In one embodiment, the columns are energized with a positive voltage.
  • Figure 5 illustrates a more detailed view of the column drivers of the FED flat panel display screen 200.
  • Figure 5 illustrates three exemplary column drivers 240a-240c of FED flat panel display screen 200 that drive exemplary columns 250f-250h, respectively. These three columns 250f-250h correspond to the red, green and blue lines of a column of pixels.
  • Gray-scale information is supplied over data bus 250 to the column drivers 240a-240c.
  • the gray-scale information causes the column drivers to assert different voltage amplitudes (amplitude modulation) to realize the different gray-scale contents of the pixel.
  • different gray-scale data for a row of pixels are presented to the column drivers 240a-240c for each pulse of the horizontal clock signal.
  • each column driver 240a-240c of Figure 5 also has an enable input that is coupled to enable line 510 which is supplied in parallel to each column driver 240a-240c. Further, each column driver 240a-240c is also coupled to a column voltage line 515 which carries the maximum column voltage.
  • the column drivers 240a-240c also receive a column clock signal for clocking in the gray-scale data for a particular row of pixels. Color information is driven by the column drivers using voltage amplitude modulation.
  • the present invention utilizes the shift register-type enable circuitry of Figure 3A and Figure 3B to implement both interlaced and non-interlaced display modes. This is advantageous because interlaced and non-interlaced display modes are both popular display formats. With this capability, the FED screen 200 is able to display non-interlaced video images (e.g., within the VGA standard) and interlaced video images (e.g., in the NTSC standard) using the same driver and enable circuitry.
  • the present invention utilizes a clocking technique for enabling every other row driver so that interlaced display formats can be supported.
  • the present invention uses the horizontal clock signal 214, the present invention generates horizontal clock pulses that are separated by a very short duration, e.g., 1 microsecond. This causes a particular row to be enabled only for approximately 1 microsecond which is insufficient to perceptively energize a row. Typically, a row requires about 15-65 microseconds to become perceptively energized, e.g., to generate perceptible colors on the row.
  • the present invention can effectively energize every other row, which is needed in interlaced display formats.
  • Figure 6A and Figure 6B illustrate timing diagrams of the present invention for displaying odd and even fields, respectively, within a frame of an interlaced display format.
  • the vertical synchronization signal 625 is shown for the start of an odd field.
  • An odd field updates the odd numbered row lines.
  • the horizontal synchronization signal 214 • is also shown as is the row on-time pulse signal of line 216.
  • the horizontal synchronization signal 214 clocks the enable shift registers 610a-610n ( Figure 3B).
  • Signals 711 through 717 illustrate the voltages applied to the 1-7 row lines 230(1 )-230(7), respectively, for an odd field.
  • the first pulse 850 of the horizontal clock 214 causes row 1 to be enabled and the row on-time pulse of signal 216 is therefore asserted as pulse 859 over row 1 as shown by signal 711.
  • a group of two pulses 825 separated by a very short duration 840 is then presented on horizontal clock line 214.
  • This short duration 840 is programmed such that it is insufficient to cause perceptible energizing of a row line, e.g., 1 microsecond or less.
  • the first pulse of set 852 causes row 2 to be enabled (and disabling row 1) and during the row on-time pulse, a small pulse of voltage 858 is applied to row 2 as shown by signal 712.
  • the second pulse of set 852 quickly disables row 2 and enables row 3. Therefore, row 2 is only enabled for the short duration, which is not sufficient to perceptively energize row 2.
  • row 2 does not perceptively generate any color on FED screen 200.
  • Row 3 remains enabled for a longer period of time 842 and therefore row 3 asserts the remainder of the row on-time pulse as shown by pulse 861 of signal 713.
  • Period 842 is marked by the start of the next horizontal pulse set 854 and is set such that the row on-time pulse has sufficient length to perceptively energize row 3. This is about 15 to 65 microseconds.
  • the second set of pulses 854 is analogous to the first set 852, and the first pulse acts to generate a short enabling period for row 4, as shown by driving voltage pulse 862 of signal 714, and the second pulse acts to generate a long enabling period for row 5, as shown by driving pulse 864 of signal 715.
  • the third set of pulses 856 is analogous to the first set 852, and acts to generate a short enabling period for row 6, as shown by driving voltage pulse 866 of signal 716, and to -generate a long enabling period for row 7, as shown by driving pulse 868 of signal 717. Again, the short enabling pulses are insufficient to perceptively energize the rows. This continues until all of the odd rows of the n rows of the field are updated. In NTSC interlaced format, the frame update rate is approximately 30 Hz and the field update rate is therefore 60 Hz.
  • the present invention is able to effectively energize only the odds rows, e.g., rows 1 , 3, 7, . . . , but use the sequential enabling shift registers 610a-610n of the serially coupled line drivers 820a-820n.
  • the horizontal clock signal 214 commences with a first pulse 850, then followed by double pulse groups (852, 854, 856) as shown in Figure 6A.
  • Figure 6B illustrates timing diagrams of the present invention for display of an even field in the interlaced display mode.
  • Signals 721 through 728 illustrate the voltages applied to the 1-8 row lines 230(1 )-230(8), respectively during the even field.
  • the even field comprises the even numbered row lines.
  • the horizontal clock signal 214 commences with a double pulse group 871 , then followed by more double pulse groups (873, 875, 877) as shown in Figure 6B.
  • the set of pulses 871 is analogous to the first set 852 ( Figure 6A), and acts to generate a short enabling pulse for row 1 , as shown by. driving voltage pulse 881 of signal 721 , and to generate a long enabling pulse for row 2, as shown by driving pulse 883 of signal 722.
  • the short enabling pulse 881 is not sufficient to perceptively energize row 1.
  • the set of pulses of 873 acts to generate a short enabling pulse for row 3, as shown by driving voltage pulse 885 of signal 723, and to generate a long enabling pulse for row 4, as shown by driving pulse 887 of signal 724.
  • the set of pulses of 875 acts to generate a short enabling pulse for row 5, as shown by driving voltage pulse 889 of signal 725, and to generate a long enabling pulse for row 6, as shown by driving pulse 891 of signal 726. This continues until all of the even rows of the n rows of the field are updated. Again, the sort enabling pulses are insufficient to perceptively energize the rows.
  • Figure 6C illustrates timing diagrams of the present invention for display of a field in non-interlaced display mode, e.g., for VGA video.
  • Signals 731 through 734 illustrate the voltages applied to the 1 -4 row lines 230(1 )-230(4), respectively, during the non-interlaced frame.
  • the horizontal clock signal 214 commences with a single pulse 912, then followed by more single pulses 914-918. Each single pulse is separated by the long duration such that each row is perceptively energized.
  • the pulse 912 acts to generate a long enabling period for row 1 , as shown by driving voltage pulse 921 of signal 731.
  • the pulse 914 acts to generate a long enabling period for row 2, as shown by driving voltage pulse 923 of signal 732.
  • the pulse 916 acts to generate a long enabling period for row 3, as shown by driving voltage pulse 925 of signal 733. This continues until all of the rows of the n rows of the frame are updated.
  • Figure 6D illustrates timing diagrams of the present invention for display of a field in an alternate interlaced display mode.
  • the techniques of Figure 6A and Figure 6B for the display interlaced video can be extended such that every nth row line is energized per field. In this case, sets of n closely spaced pulses are generated (over line 214) for every nth row line to be energized.
  • signals 741 through 749 illustrate the voltages applied to the 1-9 row lines 230(1 )-230(9), respectively during the field.
  • the field comprises every third row line, e.g., 3, 6, 9, 12, 15, etc.
  • the horizontal clock signal 214 commences with a triple pulse group 931 , then followed by more triple pulse groups (933, 935, etc.) as shown in Figure 6D.
  • the set of pulses 931 are separated by the short duration, e.g., 1 microsecond, which is insufficient to perceptively nergize a row.
  • the first two pulses of the set of pulses 931 act to generate a short enabling period for row 1 , as shown by driving voltage pulse 941 of signal 741 and act to generate a short enabling period for row 2, as shown by driving voltage pulse 943 of signal 742.
  • the last pulse of set 931 generates a long enabling period for row 3, as shown by driving pulse 945 of signal 743.
  • the duration between the last pulse of set 931 and the first pulse of set 933 is sufficient to perceptively energize row 3.
  • the short enabling pulse of set 931 is not sufficient to perceptively energize row 1 or row 2.
  • the first two pulses of the set of pulses 933 act to generate a short enabling period for row 4, as shown by driving voltage pulse 947 of signal 744 and act to generate a short enabling period for row 5, as shown by driving voltage pulse 949 of signal 745.
  • the last pulse of set 933 generates a long enabling period for row 6, as shown by driving pulse 951 of signal 746.
  • the duration between the last pulse of set 933 and the first pulse of set 935 is sufficient to perceptively energize row 6.
  • the first two pulses of the set of pulses 935 act to generate a short enabling period for row 7, as shown by driving voltage pulse 953 of signal 747 and act to generate a short enabling period for row 8, as shown by driving voltage pulse 955 of signal 748.
  • the last pulse of set 935 generates a long enabling period for row 9, as shown by driving pulse 957 of signal 749. This continues until every third row of the n rows of the field are updated.
  • the sort enabling pulses are insufficient to perceptively energize the rows.
  • COMPUTER SYSTEM WITH FED DISPLAY Figure 7 illustrates another embodiment of the present invention which includes the FED display 200 integrated within a general purpose computer system 550.
  • An exemplary portable computer system 550 in accordance with the present invention includes a keyboard or other alphanumeric data entry device 565.
  • Computer system 550 also includes a cursor directing device 570 (e.g., a mouse, roller ball, finger pad, track pad, etc.) for directing a cursor across the FED flat panel display screen 200.
  • the exemplary computer system 550 shown in Figure 7 contains a base portion 590b and a retractable display portion 590a that optionally pivots about axis 572.
  • An ambient light sensor 580 (for brightness control) can be placed within a number of.
  • Computer system 550 contains an address/data bus 500 for communicating address and data information, one or more central processors 501 coupled to the bus 500 for processing information and instructions.
  • Computer system 550 includes a computer readable volatile memory unit 502 (e.g., random access memory, static RAM, dynamic, RAM, etc.) coupled with the bus 500 for storing information and instructions for the central processor(s) 501 and a computer readable non-volatile memory unit (e.g., read only memory, programmable ROM, flash memory, EPROM, EEPROM, etc.) 503 coupled with the bus 500 for storing static information and instructions for the processor(s) 501.
  • a computer readable volatile memory unit 502 e.g., random access memory, static RAM, dynamic, RAM, etc.
  • a computer readable non-volatile memory unit e.g., read only memory, programmable ROM, flash memory, EPROM, EEPROM, etc.
  • Computer system 550 of Figure 8 also includes a mass storage computer readable data storage device 504 such as a magnetic or optical disk and disk drive coupled with the bus 500 for storing information and instructions.
  • the FED flat panel display screen 200 is coupled to bus 500 and alphanumeric input device 5.65, including alphanumeric and function keys, is coupled to the bus 500 for communicating information and command selections to the central processor(s) 501.
  • the cursor control device 570 of Figure 8 is coupled to the bus 500 for communicating user input information and command selections to the central processor(s) 501.
  • Computer system 500 optionally includes a signal generating device 508 coupled to the bus 500 for communicating command selections to the processor(s) 501.
  • Elements within 552 are generally internal to computer system 550. CONCLUSION The preferred embodiment of the present invention, a method and mechanism for providing row enable and row driver circuitry capable of accepting both interlaced mode and non-interlaced mode video display information, is thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

L'invention concerne un circuit et un procédé permettant d'afficher des informations vidéo entrelacées et non entrelacées sur un afficheur à écran plat, qui est un écran d'afficheur à émission de champ (FED). Une matrice de rangées et de colonnes est formée dans l'écran FED et des émetteurs sont placés à chaque intersection rangée-colonne. Les rangées sont activées séquentiellement et des informations d'échelle de gris séparées (tensions) sont présentées aux colonnes. Lorsque la tension appropriée est appliquée par le biais de la cathode et de l'anode des émetteurs, des électrons sont libérés en direction d'un point fluorescent, par exemple rouge, vert, bleu, formant ainsi un point d'éclairage. L'invention concerne notamment des circuits permettant d'activer les rangées dans l'un ou l'autre de deux modes différents. Dans un premier mode, les rangées sont activées séquentiellement avec chaque largeur d'impulsion de la durée suffisante ('impulsion longue') de façon à exciter de manière sensible la rangée pour y afficher les données d'image. Dans ce mode, les rangées sont activées pour afficher des informations vidéo non entrelacées. Dans le second mode, qui est un mode entrelacé, chaque autre impulsion d'attaque de rangée a une largeur insuffisante ('impulsion courte') pour exciter la rangée de façon qu'elle n'affiche pas de manière sensible des informations. En alternant ainsi les largeurs d'impulsions, on autorise un mode d'affichage entrelacé dans lequel chaque autre rangée est excitée. On peut donc afficher une vidéo entrelacée en utilisant les mêmes activation de rangée et circuits de commande que ceux utilisés pour l'affichage non entrelacé. En produisant n impulsions courtes par impulsion longue, on peut exciter chaque énième rangée pour obtenir des modes d'affichage entrelacés alternés.
PCT/US2000/028332 2000-10-12 2000-10-12 Afficheur a emission de champ pour signaux video entrelaces et sequentiels et procede de commande associe WO2002031803A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US2000/028332 WO2002031803A1 (fr) 2000-10-12 2000-10-12 Afficheur a emission de champ pour signaux video entrelaces et sequentiels et procede de commande associe

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2000/028332 WO2002031803A1 (fr) 2000-10-12 2000-10-12 Afficheur a emission de champ pour signaux video entrelaces et sequentiels et procede de commande associe

Publications (1)

Publication Number Publication Date
WO2002031803A1 true WO2002031803A1 (fr) 2002-04-18

Family

ID=21741888

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/028332 WO2002031803A1 (fr) 2000-10-12 2000-10-12 Afficheur a emission de champ pour signaux video entrelaces et sequentiels et procede de commande associe

Country Status (1)

Country Link
WO (1) WO2002031803A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101303828B (zh) * 2007-05-11 2010-05-26 大同股份有限公司 场发射背光面板电路驱动方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07261145A (ja) * 1994-03-16 1995-10-13 Casio Comput Co Ltd 液晶駆動方法
US5841430A (en) * 1992-01-30 1998-11-24 Icl Personal Systems Oy Digital video display having analog interface with clock and video signals synchronized to reduce image flicker
JP2000020032A (ja) * 1998-07-02 2000-01-21 Stanley Electric Co Ltd 液晶表示器の駆動方法
WO2000019399A1 (fr) * 1998-09-30 2000-04-06 Candescent Technologies Corporation Ecran d'affichage a emission de champ et procede correspondant

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5841430A (en) * 1992-01-30 1998-11-24 Icl Personal Systems Oy Digital video display having analog interface with clock and video signals synchronized to reduce image flicker
JPH07261145A (ja) * 1994-03-16 1995-10-13 Casio Comput Co Ltd 液晶駆動方法
JP2000020032A (ja) * 1998-07-02 2000-01-21 Stanley Electric Co Ltd 液晶表示器の駆動方法
WO2000019399A1 (fr) * 1998-09-30 2000-04-06 Candescent Technologies Corporation Ecran d'affichage a emission de champ et procede correspondant

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1996, no. 02 29 February 1996 (1996-02-29) *
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 04 31 August 2000 (2000-08-31) *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101303828B (zh) * 2007-05-11 2010-05-26 大同股份有限公司 场发射背光面板电路驱动方法

Similar Documents

Publication Publication Date Title
EP1005689B1 (fr) Circuit et procede de reglage de la luminosite d'un dispositif d'affichage a emission de champ
EP1016061B1 (fr) Circuit et procede de reglage de la luminosite d'un affichage a emission par effet de champ en reponse a un capteur de lumiere
US6147664A (en) Controlling the brightness of an FED device using PWM on the row side and AM on the column side
EP1402506B1 (fr) Procédé et système de correction de luminosité ligne par ligne dans un ecran à émission de champ
US6429836B1 (en) Circuit and method for display of interlaced and non-interlaced video information on a flat panel display apparatus
US7158102B2 (en) System and method for recalibrating flat panel field emission displays
US6147665A (en) Column driver output amplifier with low quiescent power consumption for field emission display devices
US6169529B1 (en) Circuit and method for controlling the color balance of a field emission display
US5898415A (en) Circuit and method for controlling the color balance of a flat panel display without reducing gray scale resolution
US6369784B1 (en) System and method for improving emitter life in flat panel field emission displays
US6166490A (en) Field emission display of uniform brightness independent of column trace-induced signal deterioration
WO2000072297A9 (fr) Systeme electronique associe a des systemes d'affichage
JP2904197B2 (ja) 表示装置
WO2002031803A1 (fr) Afficheur a emission de champ pour signaux video entrelaces et sequentiels et procede de commande associe
WO2004017292A1 (fr) Afficheur a emission de champ a balayage sequentiel et entrelace
JPH08211845A (ja) 蛍光ディスプレイ装置
JP2003066894A (ja) プラズマ表示装置及びその駆動方法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): BR CN JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP