WO2002008964A3 - Integrated circuit - Google Patents
Integrated circuit Download PDFInfo
- Publication number
- WO2002008964A3 WO2002008964A3 PCT/EP2001/008534 EP0108534W WO0208964A3 WO 2002008964 A3 WO2002008964 A3 WO 2002008964A3 EP 0108534 W EP0108534 W EP 0108534W WO 0208964 A3 WO0208964 A3 WO 0208964A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- cells
- integrated circuit
- connections
- cell
- types
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Priority Applications (31)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001289737A AU2001289737A1 (en) | 2000-07-24 | 2001-07-24 | Integrated circuit |
EP01969493A EP1377919A2 (en) | 2000-07-24 | 2001-07-24 | Integrated circuit |
PCT/EP2002/002403 WO2002071249A2 (en) | 2001-03-05 | 2002-03-05 | Method and devices for treating and/or processing data |
JP2002570104A JP2004536373A (en) | 2001-03-05 | 2002-03-05 | Data processing method and data processing device |
EP02724198.3A EP1386220B1 (en) | 2001-03-05 | 2002-03-05 | Methods and devices for treating and processing data |
AU2002257615A AU2002257615A1 (en) | 2001-03-05 | 2002-03-05 | Methods and devices for treating and/or processing data |
JP2002570052A JP4011488B2 (en) | 2001-03-05 | 2002-03-05 | Data processing and / or data processing method and apparatus |
PCT/EP2002/002402 WO2002071196A2 (en) | 2001-03-05 | 2002-03-05 | Methods and devices for treating and processing data |
US10/471,061 US7581076B2 (en) | 2001-03-05 | 2002-03-05 | Methods and devices for treating and/or processing data |
EP02712937A EP1454258A2 (en) | 2001-03-05 | 2002-03-05 | Method and devices for treating and/or processing data |
US10/469,910 US20070299993A1 (en) | 2001-03-05 | 2002-03-05 | Method and Device for Treating and Processing Data |
AU2002254921A AU2002254921A1 (en) | 2001-03-05 | 2002-03-05 | Methods and devices for treating and processing data |
EP02727358A EP1540507B1 (en) | 2001-03-05 | 2002-03-05 | Device for processing data with an array of reconfigurable elements |
PCT/EP2002/002398 WO2002071248A2 (en) | 2001-03-05 | 2002-03-05 | Methods and devices for treating and/or processing data |
JP2002570103A JP2004535613A (en) | 2001-03-05 | 2002-03-05 | Data processing method and data processing device |
JP2008249116A JP2009043276A (en) | 2001-03-05 | 2008-09-26 | Fifo storage method |
JP2008249106A JP2009054170A (en) | 2001-03-05 | 2008-09-26 | Management method for data flow |
JP2008249112A JP2009020909A (en) | 2001-03-05 | 2008-09-26 | Method for partitioning graph |
JP2008249099A JP2009032281A (en) | 2001-03-05 | 2008-09-26 | Method for data transmission |
JP2008249115A JP2009043275A (en) | 2001-03-05 | 2008-09-26 | Method of forming sequence |
US12/496,012 US20090300262A1 (en) | 2001-03-05 | 2009-07-01 | Methods and devices for treating and/or processing data |
US12/944,068 US9037807B2 (en) | 2001-03-05 | 2010-11-11 | Processor arrangement on a chip including data processing, memory, and interface elements |
US13/043,102 US20110173389A1 (en) | 2001-03-05 | 2011-03-08 | Methods and devices for treating and/or processing data |
US13/653,639 US9075605B2 (en) | 2001-03-05 | 2012-10-17 | Methods and devices for treating and processing data |
US14/219,945 US9552047B2 (en) | 2001-03-05 | 2014-03-19 | Multiprocessor having runtime adjustable clock and clock dependent power supply |
US14/231,358 US9436631B2 (en) | 2001-03-05 | 2014-03-31 | Chip including memory element storing higher level memory data on a page by page basis |
US14/318,211 US9250908B2 (en) | 2001-03-05 | 2014-06-27 | Multi-processor bus and cache interconnection system |
US14/500,618 US9141390B2 (en) | 2001-03-05 | 2014-09-29 | Method of processing data with an array of data processors according to application ID |
US15/225,638 US10152320B2 (en) | 2001-03-05 | 2016-08-01 | Method of transferring data between external devices and an array processor |
US15/408,358 US10331194B2 (en) | 2001-03-05 | 2017-01-17 | Methods and devices for treating and processing data |
US16/190,931 US20190102173A1 (en) | 2001-03-05 | 2018-11-14 | Methods and systems for transferring data between a processing device and external devices |
Applications Claiming Priority (16)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10036221.4 | 2000-07-24 | ||
DE10036221 | 2000-07-24 | ||
DE10036627A DE10036627A1 (en) | 2000-07-24 | 2000-07-27 | Integrated cell matrix circuit has at least 2 different types of cells with interconnection terminals positioned to allow mixing of different cell types within matrix circuit |
DE10036627.9 | 2000-07-27 | ||
EPPCT/EP00/10516 | 2000-10-09 | ||
EPPCT/EP00/10516 | 2000-10-09 | ||
EP01102674 | 2001-02-07 | ||
EP01102674.7 | 2001-02-07 | ||
DE10110530 | 2001-03-05 | ||
DE10110530.4 | 2001-03-05 | ||
DE10111014.6 | 2001-03-07 | ||
DE10111014 | 2001-03-07 | ||
EPPCT/EP01/06703 | 2001-06-13 | ||
PCT/EP2001/006703 WO2002013000A2 (en) | 2000-06-13 | 2001-06-13 | Pipeline configuration unit protocols and communication |
DE10129237.6 | 2001-06-20 | ||
DE10129237A DE10129237A1 (en) | 2000-10-09 | 2002-06-20 | Integrated cell matrix circuit has at least 2 different types of cells with interconnection terminals positioned to allow mixing of different cell types within matrix circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002008964A2 WO2002008964A2 (en) | 2002-01-31 |
WO2002008964A3 true WO2002008964A3 (en) | 2003-10-23 |
Family
ID=56290174
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2001/008534 WO2002008964A2 (en) | 2000-07-24 | 2001-07-24 | Integrated circuit |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1377919A2 (en) |
AU (1) | AU2001289737A1 (en) |
WO (1) | WO2002008964A2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003071432A2 (en) | 2002-02-18 | 2003-08-28 | Pact Xpp Technologies Ag | Bus systems and method for reconfiguration |
FR2838208B1 (en) * | 2002-04-03 | 2005-03-11 | Centre Nat Rech Scient | LOGICAL CALCULATION ARCHITECTURE COMPRISING MULTIPLE CONFIGURATION MODES |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1994014123A1 (en) * | 1992-12-11 | 1994-06-23 | National Technology, Inc. | Integrated circuit computing device comprising dynamically configurable gate array having a reconfigurable execution means |
DE19654595A1 (en) * | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | I0 and memory bus system for DFPs as well as building blocks with two- or multi-dimensional programmable cell structures |
DE19654846A1 (en) * | 1996-12-27 | 1998-07-09 | Pact Inf Tech Gmbh | Process for the independent dynamic reloading of data flow processors (DFPs) as well as modules with two- or multi-dimensional programmable cell structures (FPGAs, DPGAs, etc.) |
EP0858168A1 (en) * | 1997-01-29 | 1998-08-12 | Hewlett-Packard Company | Field programmable processor array |
WO1999040522A2 (en) * | 1998-02-05 | 1999-08-12 | Sheng, George, S. | Digital signal processor using a reconfigurable array of macrocells |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0688659A3 (en) * | 1994-06-23 | 1997-10-08 | Illig Maschinenbau Adolf | Forming and punching tool for producing thermoplastic containers |
US5636368A (en) * | 1994-12-23 | 1997-06-03 | Xilinx, Inc. | Method for programming complex PLD having more than one function block type |
GB9611994D0 (en) * | 1996-06-07 | 1996-08-07 | Systolix Ltd | A field programmable processor |
-
2001
- 2001-07-24 AU AU2001289737A patent/AU2001289737A1/en not_active Abandoned
- 2001-07-24 WO PCT/EP2001/008534 patent/WO2002008964A2/en active Application Filing
- 2001-07-24 EP EP01969493A patent/EP1377919A2/en not_active Withdrawn
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1994014123A1 (en) * | 1992-12-11 | 1994-06-23 | National Technology, Inc. | Integrated circuit computing device comprising dynamically configurable gate array having a reconfigurable execution means |
DE19654595A1 (en) * | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | I0 and memory bus system for DFPs as well as building blocks with two- or multi-dimensional programmable cell structures |
DE19654846A1 (en) * | 1996-12-27 | 1998-07-09 | Pact Inf Tech Gmbh | Process for the independent dynamic reloading of data flow processors (DFPs) as well as modules with two- or multi-dimensional programmable cell structures (FPGAs, DPGAs, etc.) |
EP0858168A1 (en) * | 1997-01-29 | 1998-08-12 | Hewlett-Packard Company | Field programmable processor array |
WO1999040522A2 (en) * | 1998-02-05 | 1999-08-12 | Sheng, George, S. | Digital signal processor using a reconfigurable array of macrocells |
Non-Patent Citations (1)
Title |
---|
See also references of EP1377919A2 * |
Also Published As
Publication number | Publication date |
---|---|
EP1377919A2 (en) | 2004-01-07 |
AU2001289737A1 (en) | 2002-02-05 |
WO2002008964A2 (en) | 2002-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1137089B8 (en) | Fuel cell gas separator, manufacturing method thereof, and fuel cell | |
AU2001292539A1 (en) | Fuel cell assembly and method for making the same | |
EP1723688A4 (en) | Separator for fuel cell, manufacturing method thereof, and fuel cell having such a separator | |
GB2422479B (en) | Solid oxide fuel cell with a novel substrate and a method for fabricating the same | |
HK1063528A1 (en) | Proton conducting membrane, method for producing the same, and fuel cell using the same | |
DE69929756D1 (en) | fuel cell stack | |
HK1040461A1 (en) | Cell safety valve and method for manufacturing thesame. | |
WO2001093075A3 (en) | Modular design method and system for programmable logic devices | |
WO2003017427A3 (en) | Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication | |
EP1202365A4 (en) | Electrolytic membrane for fuel cell and its manufacturing method, and fuel cell and its manufacturing method | |
WO2006071570A3 (en) | Non-volatile memory configuration scheme for volatile-memory-based programmable circuits in an fpga | |
AU2348099A (en) | Connections for solid oxide fuel cells | |
GB2320825B (en) | Repair fuse circuit performing complete latch operation using flash memory cell | |
AU2003211785A1 (en) | Solid oxide type fuel cell and separator | |
AU2001292317A1 (en) | Fuel cell | |
GB2382457B (en) | Separator for fuel cell, process for producing the same, and material therefor | |
EP1349224A4 (en) | Polyelectrolyte type fuel cell, and operation method therefor | |
CA2430510A1 (en) | A method of preventing air bypass in a filter bank and a filter assembly | |
AU2002360007A1 (en) | Fuel cell | |
HK1041109A1 (en) | A non-aqueous electrolyte secondary cell and the method for preparing the same. | |
EP1326297A4 (en) | Separator for low-temperature type fuel cell and production method therefor | |
WO2003102712A3 (en) | Automatic layout generation | |
SG80077A1 (en) | Semiconductor integrated circuit card manufacturing method, and semiconductor integrated circuit card | |
WO2002008964A3 (en) | Integrated circuit | |
HUP0004391A3 (en) | Semiconductor element, especially a solar cell, and method for the production thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2001969493 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 2001969493 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |