WO2002005341A1 - Procede de fabrication d'un transistor de puissance au silicium - Google Patents

Procede de fabrication d'un transistor de puissance au silicium Download PDF

Info

Publication number
WO2002005341A1
WO2002005341A1 PCT/AM2001/000002 AM0100002W WO0205341A1 WO 2002005341 A1 WO2002005341 A1 WO 2002005341A1 AM 0100002 W AM0100002 W AM 0100002W WO 0205341 A1 WO0205341 A1 WO 0205341A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
silicon
layer
doped
manufacturing
Prior art date
Application number
PCT/AM2001/000002
Other languages
English (en)
Inventor
Gagik Ayvazyan
Armen Shaboyan
Original Assignee
Gagik Ayvazyan
Armen Shaboyan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gagik Ayvazyan, Armen Shaboyan filed Critical Gagik Ayvazyan
Priority to AU2001228168A priority Critical patent/AU2001228168A1/en
Publication of WO2002005341A1 publication Critical patent/WO2002005341A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66272—Silicon vertical transistors
    • H01L29/66295—Silicon vertical transistors with main current going through the whole silicon substrate, e.g. power bipolar transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3063—Electrolytic etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/30—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface
    • H01L29/32—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface the imperfections being within the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66272—Silicon vertical transistors

Definitions

  • the present invention relates to power semiconductor techniques and may be used for manufacturing of power silicon transistors.
  • power silicon transistors are manufactured on the base of silicon structure with N - N + collector junction, P "1" base and N + emitter regions.
  • the forming of their base and emitter regions is realized by successive high temperature ( 1 150 -1220°C) diffusion of acceptor and donor impurity into a comparatively higher depth (respectively 10 -15 and 35-45 ⁇ m).
  • Typical impurities employed are preferabl) aluminum, boron and gallium as acceptor one, and phosphorus - as donor one.
  • N + layer simultaneously is doped by the impurity with "compensating" atomic radius (for example, phosphorus and germanium). Germanium compensates for the atomic radius mismatch and also decreases of mechanical stress and dislocation on the interface of N - N + structures.
  • "compensating" atomic radius for example, phosphorus and germanium. Germanium compensates for the atomic radius mismatch and also decreases of mechanical stress and dislocation on the interface of N - N + structures.
  • the disadvantage of this method is high density of diffusion-induced crystallographic defects into active regions of transistors. As a result electrophysical parameters of transistor structures is impaired.
  • the other disadvantage of method is the low capability of transistors to second-breakdown, which is stipulated by an abrupt doping profile of N - N " collector junction, as it described in V. A. Belikov, V.A. Rudsky. and V.V. Togatov. Investigation of the impact of N - N junction doping " profile on capability of power transistors to second-breakdown // Electrotechnika, 7, 1991, p. 61 (in Russian). Provision of graded profile by creating of buffer epitaxial layer on the interface of N - N + collector junction, reduced the method productivity. This has been described in US Patent 5872028. 9/1996, Method of forming power semiconductor devices with controllable buffer. J.Yedinak et al.
  • N + epitaxial layer prolonged (10-14 hours) and high temperature (1200-1250°C) treatment of N - N + structures is carried out. It is supposed that there is an auto-doped of donor impurity from highly doped N ⁇ epitaxial layer to lightly doped N " silicon substrate. As a result is provided graded doping profile of N - N collector junction and therefore is increased the capability of transistors to second- breakdown.
  • the disadvantage of this method is availability of additional prolonged and high temperature treatment and high density of diffusion-induced defects (dislocations, dislocation networks, precipitates, dislocation half-loops, misfit dislocations etc.). As a result electrophysical parameters of transistor structures are impaired (for example, is decreased lifetime of minority charge carrier). Disclosure of Invention
  • the object of this invention is the improvement of electrophysical parameters of transistor structures and increase of the method productivity.
  • the porous silicon layer with the density of 1.4 + 1.6 g/sm J and depth of 10-15 ⁇ m is formed on the backside of N " silicon substrate by anodic etching before growing of the epitaxial layer.
  • PS layers are anodicly produced on the silicon samples in an electrolyte containing hydrofluoric acid. Such technology is described in Y.S. Tsou, Y. Xiao, and CA. Moore. Porous silicon. World Sci. Publ., NY. 1994, 412 p.
  • the density and depth of PS layer is proportional to the concentration of the electrolyte, current density, anodic voltage and time.
  • the high diffusion rate of impurities in PS provided necessary graded doping profile of N - N collector junction during comparative short time and low temperature treatment (for example, in process of forming P + base and N + emitter regions).
  • the auto-doped of donor impurity from highly- doped N + epitaxial layer to lightly doped N " silicon substrate can be fully combined with the above-mentioned processing. In this case there is no need to carry out additional prolonged and high temperature treatment, that will result in the increase of the method productivity. It is significant that the formation process of PS does not requiring much time and energy expenditures.
  • PS layer depth h 10-15 ⁇ m, are necessary and sufficient for providing the graded doping profile of N - N + collector junction in the process of forming base and emitter regions. This is described in V. A. Belikov, V.A. Ruds y. and V.V. Togatov. Investigation of the impact of N - N + junction doping profile on capability of power transistors to second-breakdown // Electrotechnika, 7, 1991, p. 61 (in Russian). Brief Description of Drawings
  • FIGS. 1-5 are schematic sectional view for explaining the steps of a method manufacturing of a power silicon transistor in accordance with our invention. Best Mode for Carrying Out the Invention
  • the substrate 11 of lightly doped N " -type silicon semiconductor material typically 400 ⁇ m thick, having a resistivity 60 Om.cm and a number of defects 12 within crystalline lattice is provided.
  • the substrate is provided with flat, smooth opposing top and back surfaces.
  • the PS layer 21 was formed on the backside of N " silicon substrate by anodic etching using an electrolyte containing hydrofluoric acid.
  • the substrate is first inserted within a suitable holding device and then immersed within the electrolyte. During immersion the substrate acts as an anode and a conductive member, which is likewise inserted within the electrolyte but is not readily dissoluble therein acts as a cathode.
  • anodic voltage is applied there between a reaction takes place causing gradual deep pore formation on the side wafer exposed to the electrolyte.
  • anodic etching was realized on the holding device for anodic treatment with the help of potentiostat.
  • Solution of 48% hydrofluoric acid and ethyleneglycol in proportion 1 :3 as an electrolyte was used.
  • the amperemeter and voltmeter of the potentiostat ensured the regime of anodic etching, and consequently the required density and the depth of PS layer.
  • FIG. 3 the growth of high-doped N + layer 31 on the PS layer was implemented on the vertical reactor of epitaxial setup.
  • the thickness of epitaxial layer was 180 ⁇ m, and a resistivity - 0.01 Om cm.
  • the total thickness of substrate 41 was 300 ⁇ m after one-sided lapping and polishing of the substrate. Then follow conventional steps for forming an active device within the substrate 41.
  • the P + base 51 was formed at temperature of 1220°C by successive diffusion of gallium and boron, and N + emitter 52 - by diffusion of phosphorus at the temperature of 1150°C.
  • the final depth of base region was 43.0 ⁇ 3.0 ⁇ m, and 15.0 ⁇ 0.5 ⁇ m for emitter region.
  • contacts are made to the emitter, base and collector regions. Typically, contacts to the emitter and base regions are made from the top surface and to the collector region from the back surface.
  • the lifetime of minority charge carriers was controlled in the manufacturing process of power transistor structures and the assessments of operating parameters of finished transistors was carried out.
  • the lifetime of minority charge carriers was independent from the depth of PS layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Weting (AREA)

Abstract

La présente invention porte sur des techniques de semi-conducteurs de puissance qui peuvent être utilisées pour fabriquer des transistors de puissance au silicium. Ce procédé consiste à produire un substrat de silicium N- légèrement dopé, former la couche de silicium poreuse sur l'arrière du substrat par gravure anodique et étirer la couche épitaxiale N+ légèrement dopée sur la couche de silicium poreuse.
PCT/AM2001/000002 2000-07-10 2001-01-10 Procede de fabrication d'un transistor de puissance au silicium WO2002005341A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001228168A AU2001228168A1 (en) 2000-07-10 2001-01-10 Method of manufacturing power silicon transistor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
AM20000063 2000-07-10
AMP20000063 2000-07-10

Publications (1)

Publication Number Publication Date
WO2002005341A1 true WO2002005341A1 (fr) 2002-01-17

Family

ID=3460607

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/AM2001/000002 WO2002005341A1 (fr) 2000-07-10 2001-01-10 Procede de fabrication d'un transistor de puissance au silicium

Country Status (2)

Country Link
AU (1) AU2001228168A1 (fr)
WO (1) WO2002005341A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100017067A1 (en) * 2007-01-29 2010-01-21 Josef Kolatschek Method and control unit for triggering passenger protection means
US9415712B2 (en) 2008-12-21 2016-08-16 Gentherm Gmbh Ventilation system
US9440567B2 (en) 2005-08-19 2016-09-13 Gentherm Gmbh Automotive vehicle seat insert

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3929529A (en) * 1974-12-09 1975-12-30 Ibm Method for gettering contaminants in monocrystalline silicon
SU1827143A3 (ru) * 1991-04-18 1996-06-27 Товарищество с ограниченной ответственностью "КМК" Способ изготовления мощного кремниевого транзистора

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3929529A (en) * 1974-12-09 1975-12-30 Ibm Method for gettering contaminants in monocrystalline silicon
SU1827143A3 (ru) * 1991-04-18 1996-06-27 Товарищество с ограниченной ответственностью "КМК" Способ изготовления мощного кремниевого транзистора

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9440567B2 (en) 2005-08-19 2016-09-13 Gentherm Gmbh Automotive vehicle seat insert
US20100017067A1 (en) * 2007-01-29 2010-01-21 Josef Kolatschek Method and control unit for triggering passenger protection means
US9415712B2 (en) 2008-12-21 2016-08-16 Gentherm Gmbh Ventilation system

Also Published As

Publication number Publication date
AU2001228168A1 (en) 2002-01-21

Similar Documents

Publication Publication Date Title
CA2075020C (fr) Methode de preparation d'elements semiconducteurs
KR960006687B1 (ko) 반도체기판의 제조방법
JP4950047B2 (ja) ゲルマニウムの成長方法及び半導体基板の製造方法
US3900345A (en) Thin low temperature epi regions by conversion of an amorphous layer
US11476111B2 (en) Semiconductor device with a porous portion, wafer composite and method of manufacturing a semiconductor device
EP0536790A2 (fr) Procédé pour fabriquer des produits semi-conducteurs
US10276656B2 (en) Method of manufacturing semiconductor devices by using epitaxy and semiconductor devices with a lateral structure
CN107564806B (zh) 降低半导体本体中的杂质浓度
EP0493503A4 (fr)
JP2015503215A (ja) 炭化ケイ素エピタキシャル成長法
US4338481A (en) Very thin silicon wafer base solar cell
EP0501119B1 (fr) Procédé pour fabriquer un substrat semi-conducteur
JP2009149481A (ja) 半導体基板の製造方法
JP4931212B2 (ja) 改質シリコンへの低ドーズ酸素注入による薄い埋め込み酸化物
JP2004511102A (ja) ２つの固体材料の分子接着界面における結晶欠陥および／または応力場の顕在化プロセス
JPS62570B2 (fr)
WO2002005341A1 (fr) Procede de fabrication d'un transistor de puissance au silicium
JP5625239B2 (ja) 貼り合わせウェーハの製造方法
JP3297600B2 (ja) 半導体基板の作製方法
US3961353A (en) High power semiconductor device
JPH0582441A (ja) 炭化シリコンバイポーラ半導体装置およびその製造方法
US4006045A (en) Method for producing high power semiconductor device using anodic treatment and enhanced diffusion
JP3156897B2 (ja) 半導体基板及び半導体基板の作製方法
US20150311327A1 (en) Itc-igbt and manufacturing method therefor
CN116774469B (zh) 一种器件的制备方法及结构

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP