WO2001077818A3 - Method for predicting the instruction execution latency of a de-coupled configurable co-processor - Google Patents

Method for predicting the instruction execution latency of a de-coupled configurable co-processor Download PDF

Info

Publication number
WO2001077818A3
WO2001077818A3 PCT/US2001/010687 US0110687W WO0177818A3 WO 2001077818 A3 WO2001077818 A3 WO 2001077818A3 US 0110687 W US0110687 W US 0110687W WO 0177818 A3 WO0177818 A3 WO 0177818A3
Authority
WO
WIPO (PCT)
Prior art keywords
cpu
coprocessor
predicting
fcop
instruction
Prior art date
Application number
PCT/US2001/010687
Other languages
French (fr)
Other versions
WO2001077818A2 (en
Inventor
Muhammad Afsar
Stash Czaja
Original Assignee
Infineon Technologies Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Corp filed Critical Infineon Technologies Corp
Publication of WO2001077818A2 publication Critical patent/WO2001077818A2/en
Publication of WO2001077818A3 publication Critical patent/WO2001077818A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

A method and an apparatus for predicting the execution latency of coprocessor are disclosed. As a method, a central processing unit (CPU) fetches an instruction to be executed by a de-coupled flexible coprocessor (FCOP). The instruction is decoded into an opcode (command) and corresponding data by the CPU which are then passed to the FCOP for execution during coprocessor runtime. Since the CPU has the capability of predicting the corresponding coprocessor runtime, the CPU continues to execute other instructions concurrently with the FCOP executing the FCOP instruction. In this way, the CPU does not suspend operation during coprocessor runtime.
PCT/US2001/010687 2000-04-05 2001-04-03 Method for predicting the instruction execution latency of a de-coupled configurable co-processor WO2001077818A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US54305100A 2000-04-05 2000-04-05
US09/543,051 2000-04-05

Publications (2)

Publication Number Publication Date
WO2001077818A2 WO2001077818A2 (en) 2001-10-18
WO2001077818A3 true WO2001077818A3 (en) 2002-06-27

Family

ID=24166383

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/010687 WO2001077818A2 (en) 2000-04-05 2001-04-03 Method for predicting the instruction execution latency of a de-coupled configurable co-processor

Country Status (1)

Country Link
WO (1) WO2001077818A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006051519A2 (en) * 2004-11-12 2006-05-18 Passave Ltd. Dynamic bandwidth allocation processor
EP2278452A1 (en) * 2009-07-15 2011-01-26 Nxp B.V. Coprocessor programming

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0294487A1 (en) * 1986-12-23 1988-12-14 Fanuc Ltd. System for controlling coprocessors
US5214764A (en) * 1988-07-15 1993-05-25 Casio Computer Co., Ltd. Data processing apparatus for operating on variable-length data delimited by delimiter codes
US5287466A (en) * 1990-07-17 1994-02-15 Mitsubishi Denki Kabushiki Kaisha Method and apparatus for parallel loads equalizing utilizing instruction sorting by columns based on predicted instruction execution time
US5530889A (en) * 1991-07-03 1996-06-25 Hitachi, Ltd. Hierarchical structure processor having at least one sub-sequencer for executing basic instructions of a macro instruction

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0294487A1 (en) * 1986-12-23 1988-12-14 Fanuc Ltd. System for controlling coprocessors
US5214764A (en) * 1988-07-15 1993-05-25 Casio Computer Co., Ltd. Data processing apparatus for operating on variable-length data delimited by delimiter codes
US5287466A (en) * 1990-07-17 1994-02-15 Mitsubishi Denki Kabushiki Kaisha Method and apparatus for parallel loads equalizing utilizing instruction sorting by columns based on predicted instruction execution time
US5530889A (en) * 1991-07-03 1996-06-25 Hitachi, Ltd. Hierarchical structure processor having at least one sub-sequencer for executing basic instructions of a macro instruction

Also Published As

Publication number Publication date
WO2001077818A2 (en) 2001-10-18

Similar Documents

Publication Publication Date Title
TWI620121B (en) Asymmetric multi-core processor with native switching mechanism
WO2008061105A3 (en) Method and system for instruction stuffing operations during non-intrusive digital signal processor debugging
WO2002037264A3 (en) Reconfigurable processing system and method
WO2006094196A3 (en) Method and apparatus for power reduction in an heterogeneously- multi-pipelined processor
WO2004006060A3 (en) Statically speculative compilation and execution
DE602007005790D1 (en) Data processing unit for instructions in nested loops
WO2005022381A3 (en) Integrated mechanism for suspension and deallocation of computational threads of execution in a processor
GB2427492A (en) Method and apparatus for dynamically adjusting the aggressiveness of an execute-ahead processor
TW200709051A (en) Real-time control apparatus having a multi-thread processor
WO2002073400A3 (en) Bytecode instruction processor with switch instruction handling logic
WO2007008880A3 (en) Changing code execution path using kernel mode redirection
WO2005026928A3 (en) Power saving operation of an apparatus with a cache memory
TW200622877A (en) Method and apparatus to provide a source operand for an instruction in a processor
US20070106914A1 (en) Power management by adding special instructions during program translation
EP1770516A4 (en) A "l" driving method for driving program/instruction and architecture and processor thereof
WO2006001946A3 (en) Method for improved reissue of deferred instructions
WO2006075286A3 (en) A processor and its instruction issue method
WO2008126192A1 (en) Portable terminal device and drawing processing method
TW200636493A (en) Unified single-core & multi-mode processor and its program execution method
WO2001077818A3 (en) Method for predicting the instruction execution latency of a de-coupled configurable co-processor
TW200741536A (en) Computer having dynamically-changeable instruction set in real time
MX2008000623A (en) System and method of controlling multiple program threads within a multithreaded processor.
AU2001285072A1 (en) Method and apparatus for instruction set architecture to perform primary and shadow digital signal processing sub-instructions simultaneously
TW200703106A (en) Processor
EP0933703A3 (en) Method and apparatus for processing program loops

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP