WO2001065344A3 - Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management - Google Patents

Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management Download PDF

Info

Publication number
WO2001065344A3
WO2001065344A3 PCT/US2001/005067 US0105067W WO0165344A3 WO 2001065344 A3 WO2001065344 A3 WO 2001065344A3 US 0105067 W US0105067 W US 0105067W WO 0165344 A3 WO0165344 A3 WO 0165344A3
Authority
WO
WIPO (PCT)
Prior art keywords
microprocessor
circuit board
integrated thermal
providing power
component
Prior art date
Application number
PCT/US2001/005067
Other languages
French (fr)
Other versions
WO2001065344A2 (en
WO2001065344B1 (en
Inventor
Joseph Ted Ii Dibene
David Hartke
James Hjerpe Kaskade
Carl E Hoge
Original Assignee
Incep Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Incep Technologies Inc filed Critical Incep Technologies Inc
Priority to JP2001563974A priority Critical patent/JP2003529921A/en
Priority to EP01944108A priority patent/EP1256263A2/en
Priority to MXPA02008042A priority patent/MXPA02008042A/en
Priority to AU2001266551A priority patent/AU2001266551A1/en
Priority to CA002400568A priority patent/CA2400568A1/en
Publication of WO2001065344A2 publication Critical patent/WO2001065344A2/en
Publication of WO2001065344A3 publication Critical patent/WO2001065344A3/en
Publication of WO2001065344B1 publication Critical patent/WO2001065344B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/427Cooling by change of state, e.g. use of heat pipes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/181Enclosures
    • G06F1/182Enclosures with special features, e.g. for use in industrial environments; grounding or shielding against radio frequency interference [RFI] or electromagnetical interference [EMI]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/189Power distribution
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/02Arrangements of circuit components or wiring on supporting structure
    • H05K7/10Plug-in assemblages of components, e.g. IC sockets
    • H05K7/1092Plug-in assemblages of components, e.g. IC sockets with built-in components, e.g. intelligent sockets
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92122Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15192Resurf arrangement of the internal vias
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0263High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/1031Surface mounted metallic connector elements
    • H05K2201/10318Surface mounted metallic pins
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10325Sockets, i.e. female type connectors comprising metallic connector elements integrated in, or bonded to a common dielectric support
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10598Means for fastening a component, a casing or a heat sink whereby a pressure is exerted on the component towards the PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10704Pin grid array [PGA]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2018Presence of a frame in a printed circuit or printed circuit assembly
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/301Assembling printed circuits with electric components, e.g. with resistor by means of a mounting structure
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/368Assembling printed circuits with other printed circuits parallel to each other

Abstract

A microprocessor packaging architecture using a modular circuit board assembly that provides power to a microprocessor while also providing for integrated thermal and electromagnetic interference (EMI) is disclosed. The modular circuit board assembly comprises a substrate, having a component mounted thereon, a circuit board, including a circuit for supplying power to the component, and at least one conductive interconnect device disposed between the substrate and the circuit board, the conductive interconnect device configured to electrically couple the circuit to the component.
PCT/US2001/005067 2000-02-18 2001-02-16 Method and apparatus for providing power to a microprocessor with integrated thermal and emi management WO2001065344A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2001563974A JP2003529921A (en) 2000-02-18 2001-02-16 Method and apparatus for powering a microprocessor with integrated thermal and EMI management
EP01944108A EP1256263A2 (en) 2000-02-18 2001-02-16 Method and apparatus for providing power to a microprocessor with integrated thermal and emi management
MXPA02008042A MXPA02008042A (en) 2000-02-18 2001-02-16 Method and apparatus for providing power to a microprocessor with integrated thermal and emi management.
AU2001266551A AU2001266551A1 (en) 2000-02-18 2001-02-16 Method and apparatus for providing power to a microprocessor with integrated thermal and emi management
CA002400568A CA2400568A1 (en) 2000-02-18 2001-02-16 Method and apparatus for providing power to a microprocessor with integrated thermal and emi management

Applications Claiming Priority (12)

Application Number Priority Date Filing Date Title
US18347400P 2000-02-18 2000-02-18
US60/183,474 2000-02-18
US18676900P 2000-03-03 2000-03-03
US60/186,769 2000-03-03
US18777700P 2000-03-08 2000-03-08
US60/187,777 2000-03-08
US19605900P 2000-04-10 2000-04-10
US60/196,059 2000-04-10
US21981300P 2000-07-21 2000-07-21
US60/219,813 2000-07-21
US23297100P 2000-09-14 2000-09-14
US60/232,971 2000-09-14

Publications (3)

Publication Number Publication Date
WO2001065344A2 WO2001065344A2 (en) 2001-09-07
WO2001065344A3 true WO2001065344A3 (en) 2002-04-25
WO2001065344B1 WO2001065344B1 (en) 2002-06-27

Family

ID=27558742

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/005067 WO2001065344A2 (en) 2000-02-18 2001-02-16 Method and apparatus for providing power to a microprocessor with integrated thermal and emi management

Country Status (8)

Country Link
EP (1) EP1256263A2 (en)
JP (1) JP2003529921A (en)
KR (1) KR100699094B1 (en)
CN (1) CN1419803A (en)
AU (1) AU2001266551A1 (en)
CA (1) CA2400568A1 (en)
MX (1) MXPA02008042A (en)
WO (1) WO2001065344A2 (en)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030214800A1 (en) 1999-07-15 2003-11-20 Dibene Joseph Ted System and method for processor power delivery and thermal management
US6801431B2 (en) 1999-07-15 2004-10-05 Incep Technologies, Inc. Integrated power delivery and cooling system for high power microprocessors
DE10107839A1 (en) 2001-02-16 2002-09-05 Philips Corp Intellectual Pty Arrangement with an integrated circuit mounted on a carrier and a power supply assembly
US6888235B2 (en) * 2001-09-26 2005-05-03 Molex Incorporated Power delivery system for integrated circuits utilizing discrete capacitors
WO2003073251A2 (en) * 2002-02-25 2003-09-04 Molex Incorporated Power delivery to base of processor
US6940724B2 (en) * 2003-04-24 2005-09-06 Power-One Limited DC-DC converter implemented in a land grid array package
US6979784B1 (en) 2003-10-17 2005-12-27 Advanced Micro Devices, Inc. Component power interface board
US7091586B2 (en) * 2003-11-04 2006-08-15 Intel Corporation Detachable on package voltage regulation module
US7149086B2 (en) * 2004-12-10 2006-12-12 Intel Corporation Systems to cool multiple electrical components
KR100724916B1 (en) * 2006-01-02 2007-06-04 삼성전자주식회사 Electronic circuit package
SG135074A1 (en) 2006-02-28 2007-09-28 Micron Technology Inc Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
CN102026481A (en) * 2009-09-18 2011-04-20 仁宝电脑工业股份有限公司 Superimposition structure for circuit board
US9128123B2 (en) * 2011-06-03 2015-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Interposer test structures and methods
CN102569223B (en) * 2012-01-11 2016-09-14 华为技术有限公司 A kind of power device insulated heat radiation structure and circuit board, power-supply device
JP6104602B2 (en) * 2012-12-26 2017-03-29 株式会社東芝 Electronics
US9519319B2 (en) * 2014-03-14 2016-12-13 Sandisk Technologies Llc Self-supporting thermal tube structure for electronic assemblies
FR3036917B1 (en) * 2015-05-28 2018-11-02 IFP Energies Nouvelles ELECTRONIC DEVICE COMPRISING A PRINTED CIRCUIT BOARD WITH IMPROVED COOLING.
CN106332499A (en) * 2015-06-26 2017-01-11 台达电子工业股份有限公司 Assembled structure for chip power supply, and electronic device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4742385A (en) * 1985-08-07 1988-05-03 Nec Corporation Multichip package having outer and inner power supply means
US4982311A (en) * 1987-09-29 1991-01-01 Bull S.A. Package for very large scale integrated circuit
FR2722334A1 (en) * 1994-07-06 1996-01-12 Barbin Jean Philippe Support for integrated circuit e.g. processor incorporating voltage converter
EP0717443A1 (en) * 1994-07-04 1996-06-19 Matsushita Electric Industrial Co., Ltd. Integrated circuit device
US5980267A (en) * 1996-06-28 1999-11-09 Intel Corporation Connector scheme for a power pod power delivery system
US6018465A (en) * 1996-12-31 2000-01-25 Intel Corporation Apparatus for mounting a chip package to a chassis of a computer
WO2001006821A1 (en) * 1999-07-15 2001-01-25 Incep Technologies, Inc. Encapsulated packaging in between 2 pcbs
WO2001033927A1 (en) * 1999-11-02 2001-05-10 Incep Technologies, Inc. Inter-circuit encapsulated packaging for power delivery

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4742385A (en) * 1985-08-07 1988-05-03 Nec Corporation Multichip package having outer and inner power supply means
US4982311A (en) * 1987-09-29 1991-01-01 Bull S.A. Package for very large scale integrated circuit
EP0717443A1 (en) * 1994-07-04 1996-06-19 Matsushita Electric Industrial Co., Ltd. Integrated circuit device
FR2722334A1 (en) * 1994-07-06 1996-01-12 Barbin Jean Philippe Support for integrated circuit e.g. processor incorporating voltage converter
US5980267A (en) * 1996-06-28 1999-11-09 Intel Corporation Connector scheme for a power pod power delivery system
US6018465A (en) * 1996-12-31 2000-01-25 Intel Corporation Apparatus for mounting a chip package to a chassis of a computer
WO2001006821A1 (en) * 1999-07-15 2001-01-25 Incep Technologies, Inc. Encapsulated packaging in between 2 pcbs
WO2001033927A1 (en) * 1999-11-02 2001-05-10 Incep Technologies, Inc. Inter-circuit encapsulated packaging for power delivery

Also Published As

Publication number Publication date
AU2001266551A1 (en) 2001-09-12
EP1256263A2 (en) 2002-11-13
JP2003529921A (en) 2003-10-07
WO2001065344A2 (en) 2001-09-07
KR20020092961A (en) 2002-12-12
KR100699094B1 (en) 2007-03-21
CN1419803A (en) 2003-05-21
WO2001065344B1 (en) 2002-06-27
CA2400568A1 (en) 2001-09-07
MXPA02008042A (en) 2004-09-06

Similar Documents

Publication Publication Date Title
WO2001065344A3 (en) Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management
AU6121598A (en) Electronic component and semiconductor device, method for manufacturing the same, circuit board have the same mounted thereon, and electronic equipment having the circuit board
WO2001033927A8 (en) Inter-circuit encapsulated packaging for power delivery
AU5495998A (en) Electronic component, semiconductor device, manufacturing method therefor, circuit board and electronic equipment
WO2001084898A3 (en) Electronic control module for a vehicle
EP0836227A3 (en) Heat conductive substrate mounted in PC board hole for transferring heat from IC to heat sink
GB2372153B (en) High frequency circuit board unit, module and electronic apparatus, and method for manufacturing the unit
AU6483199A (en) Electronic circuit board
AU1926900A (en) Printed circuit boards with integrated passive components and method for making same
HUP0100338A3 (en) Method for connecting electronic components to a substrate, and a method for checking such a connection
EP0602443A3 (en) Printed circuit board mounting device for electrical connectors.
WO2003092045A3 (en) Method for producing an electrical circuit
AU7075000A (en) Heat conducting device for a circuit board
AU7036200A (en) A printed circuit board assembly
WO2000047025A3 (en) Method for forming printed circuit board electrical interconnects
HK1041102A1 (en) Integrated circuit chip, integrated circuit, printed-circuit board and electronic device
HK1020394A1 (en) Substrate for semiconductor device, semiconductor device and method for manufacturing the same, circuit board, and electronic equipment
EP0933834A3 (en) Fastener for an electrical connector
MY122678A (en) A method of constructing an electronic assembly having an indium thermal couple and an electronic assembly having an indium thermal couple
EP0660460A3 (en) Electrical connector for mounting on a printed circuit board.
AU2966399A (en) Electric conductor with a surface structure in the form of flanges and etched grooves
AU2002258691A1 (en) Shielded electrical connector for mounting on a printed circuit board
EP0853342A4 (en) Plug-in type electronic control unit, connecting structure between wiring board and plug member, connecting unit between electronic parts and wiring board, and electronic parts mounting method
TW403254U (en) Layout structure for installing two connectors on both sides of printed circuit board
AU3192201A (en) Radiocommunication module in the form of an electronic macro-component, corresponding interface structure and transfer method onto a motherboard

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: B1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: B1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2400568

Country of ref document: CA

ENP Entry into the national phase

Ref document number: 2001 563974

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: PA/a/2002/008042

Country of ref document: MX

Ref document number: 1020027010820

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: IN/PCT/2002/1080/KOL

Country of ref document: IN

WWE Wipo information: entry into national phase

Ref document number: 2001944108

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 01807247X

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2001944108

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020027010820

Country of ref document: KR

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642