WO2001047085A2 - Cmos low leakage operation of real time clock - Google Patents
Cmos low leakage operation of real time clock Download PDFInfo
- Publication number
- WO2001047085A2 WO2001047085A2 PCT/US2000/042597 US0042597W WO0147085A2 WO 2001047085 A2 WO2001047085 A2 WO 2001047085A2 US 0042597 W US0042597 W US 0042597W WO 0147085 A2 WO0147085 A2 WO 0147085A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power supply
- real time
- time clock
- bias
- battery
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/14—Time supervision arrangements, e.g. real time clock
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00992848A EP1250743B1 (en) | 1999-12-21 | 2000-12-05 | Cmos low leakage operation of real time clock |
AU47121/01A AU4712101A (en) | 1999-12-21 | 2000-12-05 | Cmos low leakage operation of real time clock |
HK02108424.7A HK1046996A1 (en) | 1999-12-21 | 2002-11-21 | Cmos low leakage operation of real time clock |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/469,986 | 1999-12-21 | ||
US09/469,986 US6611918B1 (en) | 1999-12-21 | 1999-12-21 | Method and apparatus for changing bias levels to reduce CMOS leakage of a real time clock when switching to a battery mode of operation |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001047085A2 true WO2001047085A2 (en) | 2001-06-28 |
WO2001047085A3 WO2001047085A3 (en) | 2002-08-22 |
Family
ID=23865832
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/042597 WO2001047085A2 (en) | 1999-12-21 | 2000-12-05 | Cmos low leakage operation of real time clock |
Country Status (8)
Country | Link |
---|---|
US (3) | US6611918B1 (en) |
EP (1) | EP1250743B1 (en) |
KR (1) | KR100483264B1 (en) |
CN (1) | CN1217254C (en) |
AU (1) | AU4712101A (en) |
HK (1) | HK1046996A1 (en) |
TW (1) | TW515137B (en) |
WO (1) | WO2001047085A2 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6611918B1 (en) * | 1999-12-21 | 2003-08-26 | Intel Corporation | Method and apparatus for changing bias levels to reduce CMOS leakage of a real time clock when switching to a battery mode of operation |
JP2004171445A (en) | 2002-11-22 | 2004-06-17 | Renesas Technology Corp | Semiconductor data processor and data processing system |
JP4549652B2 (en) * | 2003-10-27 | 2010-09-22 | パナソニック株式会社 | Processor system |
US7227426B2 (en) * | 2004-02-02 | 2007-06-05 | Toshiba America Electronic Components, Inc. | Using hysteresis to generate a low power clock |
US20060109130A1 (en) * | 2004-11-22 | 2006-05-25 | Hattick John B | Radio frequency identification (RFID) tag for an item having a conductive layer included or attached |
US7516339B2 (en) * | 2005-05-05 | 2009-04-07 | Irvine Sensors Corp. | Low power electronic circuit incorporating real time clock |
US8279204B1 (en) | 2005-12-22 | 2012-10-02 | The Mathworks, Inc. | Viewer for multi-dimensional data from a test environment |
US8402317B1 (en) | 2005-12-22 | 2013-03-19 | The Math Works, Inc. | Viewing multi-dimensional metric data from multiple test cases |
US7466174B2 (en) | 2006-03-31 | 2008-12-16 | Intel Corporation | Fast lock scheme for phase locked loops and delay locked loops |
US7882381B2 (en) * | 2006-06-29 | 2011-02-01 | Intel Corporation | Managing wasted active power in processors based on loop iterations and number of instructions executed since last loop |
US7805621B2 (en) * | 2006-09-29 | 2010-09-28 | Broadcom Corporation | Method and apparatus for providing a bus interface with power management features |
KR20090044087A (en) * | 2007-10-31 | 2009-05-07 | 삼성전자주식회사 | Portable terminal having real time clock operator and method for rtc operating thereof |
TWI383291B (en) * | 2009-02-13 | 2013-01-21 | Wistron Corp | Computer system, power control system and method thereof |
KR101936311B1 (en) * | 2010-12-03 | 2019-01-09 | 삼성전자주식회사 | Method of processing data |
CN103636194A (en) * | 2011-06-27 | 2014-03-12 | 海普·阮亚 | System and method of eliminating wasted energy known as vampire electricity or phantom load loss |
US20160299253A1 (en) * | 2014-07-30 | 2016-10-13 | Halliburton Energy Services, Inc. | Battery-powered downhole tools with a timer |
CN109741778A (en) * | 2018-12-29 | 2019-05-10 | 西安紫光国芯半导体有限公司 | A kind of DRAM output driving circuit and its method for reducing electric leakage |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838171A (en) | 1996-11-22 | 1998-11-17 | National Semiconductor Corporation | Low power real-time clock circuit having system and battery power arbitration |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5461338A (en) * | 1992-04-17 | 1995-10-24 | Nec Corporation | Semiconductor integrated circuit incorporated with substrate bias control circuit |
US5543734A (en) * | 1994-08-30 | 1996-08-06 | Intel Corporation | Voltage supply isolation buffer |
JP3641511B2 (en) * | 1995-06-16 | 2005-04-20 | 株式会社ルネサステクノロジ | Semiconductor device |
US5883423A (en) * | 1996-02-23 | 1999-03-16 | National Semiconductor Corporation | Decoupling capacitor for integrated circuit signal driver |
US5917365A (en) * | 1996-04-19 | 1999-06-29 | Texas Instruments Incorporated | Optimizing the operating characteristics of a CMOS integrated circuit |
KR100223770B1 (en) | 1996-06-29 | 1999-10-15 | 김영환 | Semiconductor memory device |
TW382670B (en) | 1996-11-21 | 2000-02-21 | Hitachi Ltd | Low power processor |
KR100228384B1 (en) * | 1996-11-27 | 1999-11-01 | 정선종 | Ic mounted-type power supply delay circuit |
US6191470B1 (en) * | 1997-07-08 | 2001-02-20 | Micron Technology, Inc. | Semiconductor-on-insulator memory cell with buried word and body lines |
JP3814385B2 (en) * | 1997-10-14 | 2006-08-30 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device |
JPH10189884A (en) * | 1998-01-14 | 1998-07-21 | Hitachi Ltd | Low power-consumption type semiconductor integrated circuit |
KR100357509B1 (en) | 1998-03-26 | 2002-10-18 | 후지쯔 가부시끼가이샤 | Cmos logic circuit and method for operating the same |
US6307233B1 (en) * | 1998-07-31 | 2001-10-23 | Texas Instruments Incorporated | Electrically isolated double gated transistor |
TW453032B (en) * | 1998-09-09 | 2001-09-01 | Hitachi Ltd | Semiconductor integrated circuit apparatus |
US6611918B1 (en) * | 1999-12-21 | 2003-08-26 | Intel Corporation | Method and apparatus for changing bias levels to reduce CMOS leakage of a real time clock when switching to a battery mode of operation |
-
1999
- 1999-12-21 US US09/469,986 patent/US6611918B1/en not_active Expired - Fee Related
-
2000
- 2000-12-05 KR KR10-2002-7008020A patent/KR100483264B1/en not_active IP Right Cessation
- 2000-12-05 CN CN00817542XA patent/CN1217254C/en not_active Expired - Fee Related
- 2000-12-05 EP EP00992848A patent/EP1250743B1/en not_active Expired - Lifetime
- 2000-12-05 WO PCT/US2000/042597 patent/WO2001047085A2/en active IP Right Grant
- 2000-12-05 AU AU47121/01A patent/AU4712101A/en not_active Abandoned
- 2000-12-21 TW TW089127513A patent/TW515137B/en not_active IP Right Cessation
-
2002
- 2002-11-21 HK HK02108424.7A patent/HK1046996A1/en not_active IP Right Cessation
-
2003
- 2003-07-22 US US10/625,584 patent/US6957354B2/en not_active Expired - Fee Related
-
2005
- 2005-09-08 US US11/221,694 patent/US7406609B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838171A (en) | 1996-11-22 | 1998-11-17 | National Semiconductor Corporation | Low power real-time clock circuit having system and battery power arbitration |
Non-Patent Citations (1)
Title |
---|
"Diode Battery Back-Up Switch", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 2, 1 July 1987 (1987-07-01), pages 895 |
Also Published As
Publication number | Publication date |
---|---|
US20060005059A1 (en) | 2006-01-05 |
US6957354B2 (en) | 2005-10-18 |
KR20020062982A (en) | 2002-07-31 |
WO2001047085A3 (en) | 2002-08-22 |
CN1217254C (en) | 2005-08-31 |
HK1046996A1 (en) | 2003-01-30 |
AU4712101A (en) | 2001-07-03 |
KR100483264B1 (en) | 2005-04-15 |
US6611918B1 (en) | 2003-08-26 |
EP1250743A2 (en) | 2002-10-23 |
CN1413321A (en) | 2003-04-23 |
EP1250743B1 (en) | 2012-11-07 |
US20040054940A1 (en) | 2004-03-18 |
US7406609B2 (en) | 2008-07-29 |
TW515137B (en) | 2002-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7406609B2 (en) | Method and apparatus for minimizing leakage current in semiconductor logic | |
JP4148691B2 (en) | Integrated circuit element or integrated circuit system having power control logic for preventing internal current leakage in sleep mode, and method of operating the same | |
US5973552A (en) | Power savings technique in solid state integrated circuits | |
US6448812B1 (en) | Pull up/pull down logic for holding a defined value during power down mode | |
JP2003110022A (en) | Semiconductor integrated circuit | |
JPS62234418A (en) | Power-up reset circuit | |
US4638182A (en) | High-level CMOS driver circuit | |
US7295052B2 (en) | Regenerative power-on control circuit | |
JP2000516064A (en) | Power-on detection circuit for low output devices | |
US4963774A (en) | Intermediate potential setting circuit | |
JPH04120817A (en) | Output buffer circuit for lsi circuit | |
JPH0865135A (en) | Output buffer circuit | |
JP3465493B2 (en) | Semiconductor integrated circuit | |
JPH0923150A (en) | Voltage converting circuit of semiconductor device | |
US7199612B2 (en) | Method and circuit for reducing HCI stress | |
US5091662A (en) | High-speed low-power supply-independent TTL compatible input buffer | |
US6281722B1 (en) | Bias source control circuit | |
JPH09232938A (en) | Level shift circuit | |
JP2002091591A (en) | Device for outputting constant voltage | |
JP3297773B2 (en) | CMOS logic circuit | |
US6433594B1 (en) | Semiconductor integrated circuit and semiconductor integrated circuit system | |
JP4034178B2 (en) | Output buffer circuit | |
JPH04237214A (en) | Clocked inverter | |
JP3760744B2 (en) | Constant voltage output device | |
WO2004075406A1 (en) | Leakage power control |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020027008020 Country of ref document: KR Ref document number: 00817542X Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000992848 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027008020 Country of ref document: KR |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
WWP | Wipo information: published in national office |
Ref document number: 2000992848 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020027008020 Country of ref document: KR |