WO2001024268A1 - Dispositif a memoire remanente avec grille flottante hautement fonctionnelle et son procede de fabrication - Google Patents
Dispositif a memoire remanente avec grille flottante hautement fonctionnelle et son procede de fabrication Download PDFInfo
- Publication number
- WO2001024268A1 WO2001024268A1 PCT/US2000/022784 US0022784W WO0124268A1 WO 2001024268 A1 WO2001024268 A1 WO 2001024268A1 US 0022784 W US0022784 W US 0022784W WO 0124268 A1 WO0124268 A1 WO 0124268A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gate
- floating
- memory device
- substrate
- source
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 13
- 239000010410 layer Substances 0.000 claims description 74
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 68
- 229920005591 polysilicon Polymers 0.000 claims description 64
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 40
- 238000000034 method Methods 0.000 claims description 39
- 229910052710 silicon Inorganic materials 0.000 claims description 39
- 239000010703 silicon Substances 0.000 claims description 39
- 229910052751 metal Inorganic materials 0.000 claims description 37
- 239000002184 metal Substances 0.000 claims description 37
- 239000000463 material Substances 0.000 claims description 36
- 230000006870 function Effects 0.000 claims description 35
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 12
- 229910021332 silicide Inorganic materials 0.000 claims description 12
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 12
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 12
- 229910052721 tungsten Inorganic materials 0.000 claims description 12
- 239000010937 tungsten Substances 0.000 claims description 12
- 229910017052 cobalt Inorganic materials 0.000 claims description 10
- 239000010941 cobalt Substances 0.000 claims description 10
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 10
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical group [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 9
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 6
- 229910052697 platinum Inorganic materials 0.000 claims description 6
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 5
- 229910052750 molybdenum Inorganic materials 0.000 claims description 5
- 239000011733 molybdenum Substances 0.000 claims description 5
- 229910021341 titanium silicide Inorganic materials 0.000 claims description 4
- 239000012535 impurity Substances 0.000 claims description 3
- YXTPWUNVHCYOSP-UHFFFAOYSA-N bis($l^{2}-silanylidene)molybdenum Chemical compound [Si]=[Mo]=[Si] YXTPWUNVHCYOSP-UHFFFAOYSA-N 0.000 claims 2
- 229910021344 molybdenum silicide Inorganic materials 0.000 claims 2
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 claims 2
- 229910021334 nickel silicide Inorganic materials 0.000 claims 2
- 239000002344 surface layer Substances 0.000 claims 2
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 claims 2
- 229910021342 tungsten silicide Inorganic materials 0.000 claims 2
- 239000000758 substrate Substances 0.000 abstract description 93
- 239000007943 implant Substances 0.000 description 30
- 229910052581 Si3N4 Inorganic materials 0.000 description 29
- 230000015572 biosynthetic process Effects 0.000 description 29
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 28
- 238000002955 isolation Methods 0.000 description 26
- 239000011229 interlayer Substances 0.000 description 23
- 206010010144 Completed suicide Diseases 0.000 description 16
- 229920002120 photoresistant polymer Polymers 0.000 description 16
- 238000005530 etching Methods 0.000 description 13
- 230000004888 barrier function Effects 0.000 description 10
- 125000006850 spacer group Chemical group 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 7
- 229910052796 boron Inorganic materials 0.000 description 7
- 229910052719 titanium Inorganic materials 0.000 description 7
- 230000005641 tunneling Effects 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 6
- 239000001307 helium Substances 0.000 description 6
- 229910052734 helium Inorganic materials 0.000 description 6
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 6
- 150000002500 ions Chemical class 0.000 description 6
- 230000000873 masking effect Effects 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 239000002131 composite material Substances 0.000 description 5
- 238000001465 metallisation Methods 0.000 description 5
- 238000005498 polishing Methods 0.000 description 5
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000014759 maintenance of location Effects 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052717 sulfur Inorganic materials 0.000 description 2
- 239000011593 sulfur Substances 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- XKMRRTOUMJRJIA-UHFFFAOYSA-N ammonia nh3 Chemical compound N.N XKMRRTOUMJRJIA-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- -1 boron ions Chemical class 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
- H10B41/44—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with a control gate layer also being used as part of the peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- the present invention relates to the field of semiconductor manufacturing and more specifically to an electrically erasable nonvolatile memory device and its method of fabrication.
- Memory device 100 includes an n+ polysilicon floating gate 102 formed on the tunnel oxide 104 which is formed on the p-type silicon region 106.
- An interpoly dielectric 108 is formed on the n+ polysilicon floating gate and a control gate 110 formed on the interpoly dielectric layer 108 and a pair of n+ source/drain regions 109 are formed along laterally opposite sidewalls of floating gate electrode 102.
- charge is stored on floating gate 102.
- To erase memory device 100 charge is removed from floating gate 10.
- a problem with floating gate memory storage devices is charge leakage whereby electrons leak off the floating gate. The more a device is cycled (programmed/erased) ' the more likely the charge will leak from the floating gate. If too much charge leaks off the device one will not be able to determine whether or not the device is programmed. As device dimensions and dielectric thicknesses are scaled down in order to increase the packing density of a memory integrated circuit and to increase the performance of the memory, electron leakage becomes worse.
- the electrically erasable nonvolatile memory device of the present invention includes a tunnel dielectric formed on a p-type substrate region.
- a floating-gate having a work function of greater than 4.1 eV is formed on the tunnel dielectric layer.
- a dielectric is then formed on the floating-gate and a control gate is then formed on the dielectric over the floating-gate.
- Figure 1 is an illustration of a cross-sectional view of a conventional electrically erasable nonvolatile memory device.
- Figure 2a is an illustration of a cross-sectional view of an electrically erasable nonvolatile memory device in accordance with the present invention.
- Figure 2b is an illustration of an energy diagram of a device having a p- type floating gate.
- Figure 3a is an illustration of an overhead view of a portion of a flash memory array.
- Figure 3b is an illustration of a cross-sectional view taken along a wordline direction through the source rail and showing a plurality of shallow trench isolation regions.
- Figure 3c is an illustration of a cross-sectional view taken along the wordline direction through the source rail showing the removal of a portion of the shallow trench isolation regions from the substrate of figure 3b.
- Figure 3d is an illustration of a cross-sectional view taken along the wordline direction through the source rail showing the formation of doped regions in the substrate of figure 3c.
- Figure 4 is an illustration of a cross-sectional view of a substrate taken along the wordline direction showing the formation of a pad oxide and a nitride layer.
- Figure 5 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of trenches in the substrate of figure 4.
- Figure 6 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a first trench oxide on the substrate of figure 5.
- Figure 7 is an illustration of a cross-sectional view taken along the word line direction showing the formation of a second trench oxide and the rounding of trench corners on the substrate of figure 6.
- Figure 8 is an illustration of a cross-sectional view taken along the wordline direction showing the filling of the trench isolation regions of the substrate of figure 7.
- Figure 9 is an illustration cross-sectional view taken along the wordline direction showing the removal of the silicon nitride and pad oxide layers from the substrate of figure 8.
- Figure 10 is an illustration of the cross-sectional view taken along the wordline direction showing the formation of an n-well photoresist mask over the substrate of figure 9.
- Figure 11 is an illustration of the cross-sectional view taken along the wordline direction showing the formation of p- wells in the substrate of figure 10.
- Figure 12 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a sacrificial oxide and the drive of the wells into the substrate of figure 11.
- Figure 13 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a tunnel oxide on the substrate of figure 12.
- Figure 14 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a polysilicon layer on the substrate of figure 13.
- Figure 15 is an illustration of a cross-sectional view taken along the wordline direction showing the patterning of the first polysilicon layer on the substrate of figure 14.
- Figure 16 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a interpoly dielectric on the substrate of figure 15.
- Figure 17 is an illustration of a cross-sectional view taken along the wordline direction showing the removal of the interpoly dielectric from the periphery portion of the integrated circuit.
- Figure 18 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a gate dielectric on the periphery portion of the substrate to figure 17.
- Figure 19 is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a second polysilicon film on the substrate of figure 18.
- Figure 20 is an illustration of a cross-sectional view taken along the wordline direction showing the planarization of the second polysilicon layer on the substrate of figure 19.
- Figure 21a is an illustration of a cross-sectional view taken along the wordline direction showing the formation of a poly 2 patterning mask on the substrate of figure 20.
- Figure 21b is an illustration of a cross-sectional view taken along the bitline direction showing the patterining of the polysilicon layer, the interpoly dielectric and the first polysilicon lines on the substrate of figure 20.
- Figure 22a is an illustration of a cross-sectional view taken along the bitline direction showing the formation of a photoresist mask which reveals the portions of the silicon substrate for the shared source regions and a portion of the shallow transisolation which is to be removed.
- Figure 22b is an illustration of a cross-sectional view taken through the shallow trench isolation regions in the bitline direction showing the portion of the shallow trench isolation which is to be removed to generate the source rail.
- Figure 23 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of source/ drain regions in the array portion of the integrated circuit of figure 22a.
- Figure 24 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of a graded and heavily doped source region in the substrate of figure 23.
- Figure 25 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of a thermal oxide and a high temperature oxide over the substrate of figure 24.
- Figure 26 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of a silicon nitride layer over the substrate of figure 25.
- Figure 27 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of spacers and plugs from the silicon nitride layer on the substrate of figure 26.
- Figure 28 is an illustration of a cross-sectional view showing the removal of the oxide layer from the substrate of figure 27.
- Figure 29 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of a metal layer of the substrate figure 28.
- Figure 30 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of a suicide from the substrate of figure 29.
- Figure 31 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of a planar interlayer dielectric over the substrate of figure 30.
- Figure 32 is an illustration of a cross-sectional view taken along the bitline direction showing the formation of electrical contacts in the substrate of figure 31.
- Figure 33 is an illustration of a cross-sectional view taken along the bitline direction showing the formation and patterning of a first level of metallization on the substrate of figure 32.
- the present invention is a novel nonvolatile memory device and its method of fabrication.
- numerous specific details are set forth in order to provide a through understanding of the present invention.
- One of ordinary skill in the art, however, will appreciate that these specific details are not necessary in order to practice the present invention.
- well known semiconductor fabrication processes and techniques have not been set forth in particular detail in order to not unnecessarily obscure the present invention.
- the memory device of the present invention is a memory device of the type which includes a floating gate formed on a tunnel dielectric formed on a p- type substrate region.
- the memory device includes a control gate which is formed over the floating gate and separated from the floating gate by an interlayer dielectric.
- the floating gate is formed of p-type polysilicon or of a material with a high intrinsic work function.
- the data retention time- to failure of the cell can be improved by at least a factor of 10 over a cell which utilizes an n-type polysilicon floating gate.
- Electrically erasable non-volatile memory device 200 is formed on a p-type region 202 of a single crystalline silicon substrate (e.g., a boron doped monocrystalline silicon
- a thin, 60 to 12 ⁇ A, high quality tunnel dielectric 204 such as a grown silicon dioxide film, is formed on p-type region 202.
- a floating gate 206 is formed over tunnel dielectric 204 formed over p- type region 202.
- floating gate 206 is formed of a material having an intrinsic work function greater than n-type polysilicon (about 4.1 electron volts).
- the work function of floating gate material 206 is greater than or equal to 4.6 electron volts and ideally greater than 5.1 electron volts.
- floating gate 206 is formed from p-type polysilicon doped to a
- the p-type polysilicon floating gate is doped with p-type ions (e.g., boron) to a conductivity level so that when cell 200 is erased at least the lower portion of floating gate 206 formed on tunnel dielectric 204 inverts into n-type polysilicon. The inversion occurs only during tunnel erase operations but not during other modes of operation.
- p-type ions e.g., boron
- floating gate 206 is a metal or material having an intrinsic work function greater than the intrinsic work function of the n-type polysilicon.
- floating gate 206 can be formed from high intrinsic work function metals such as but not limited to cobalt (work function of approximately 5.0 electron volts), platinum (work function of approximately 5.7 electron volts) molybdenum (work function of approximately 4.6 eV) and tungsten (work function of between 4.55-5.3 electron volts) and can be metal suicides such as but not limited to nickel suicide (work function of approximately 4.5 eV) titanium suicide (work function of approximately 4.52 eV), tungsten suicide (work function of approximately 4.55 eV), cobalt suicide (work function of approximately 4.75 eV), and molybdenum suicide (work function of approximately 4.8 eV) and can be other materials such as but not limited to titanium nitride (work function of approximately 4.55 eV).
- floating gate 206 may be a single layer of material or a composite of different layers of materials so as long as the fabricated floating gate has a work function greater than the work function of n-type polysilicon, and preferably of at least 4.6 eV.
- control gate 210 is formed on the interlayer dielectric 208 over floating gate 206.
- control gate 210 is a polycide film (i.e., a film comprising a polysilicon/silicide stack) comprising a lower polysilicon film 212 and an upper suicide film 214 such as but not limited to titanium suicide or tungsten suicide.
- n+ type source region 216 and n+ type drain region 218 are formed along laterally opposite sidewalls of floating gate 206 and extend beneath floating gate 206 as shown in Figure 2a.
- the portion 220 of p-type region 202 between the source and drain regions 216 and 218 beneath the floating gate 206 defines the channel region of device 200.
- Memory device 200 is said to be a "n- channel” device because when device 200 is programmed channel region 220 conducts electricity between source region 216 and drain region 218 by inverting portion 220 of p-type region 202 into n-type silicon.
- Source and drain regions 216 and 218 are heavily doped n-type silicon regions having a doping density of
- device 200 has asymmetric source and drain regions wherein the source region includes an additional high energy high conductivity implant to form a deeper and graded source region 216.
- Device 200 also includes a pair of spacers 224 formed along laterally opposite sidewalls of the floating gate /dielectric /control gate stack.
- Spacers 224 can include a bulk silicon nitride portion 226 and a buffer oxide layer 228. Spacers 224 seal and prevent contamination of tunnel oxide 204 and interlayer dielectric 208 and can be used to form suicide layers 214 and 222 by a self- aligned suicide process.
- Memory device 200 is erased by removing stored electrons from floating gate 206.
- Memory device 200 can be erased by placing a relatively high positive voltage (+5.0 volts) onto source region 216 while applying a negative voltage of approximately -10.0 volts onto control gate 210.
- the positive voltage on the source region attracts electrons on floating gate 206 and thereby pulls electrons off floating gate 206 through tunnel oxide 204 and into source region 216. Lack of measurable electrons on floating gate 206 is an indication of an erased memory device 200.
- electrons are placed on floating gate 206 by grounding source region 216 while a relatively high positive voltage of +6.0 volts is applied to drain region 218 and while approximately 10-12 volts is applied to control gate 210, in order to invert channel region 220 into n-type silicon so that the channel region 220 turns on and electrons flow between source region 216 and drain 218.
- the high control gate voltage pulls electrons from the inverted channel regions 220 through tunnel dielectric 204 and onto floating gate 206.
- FIG. 2b is an energy diagram 250 for a device having a p-type polysilicon floating gate.
- electrons tunneling from the valence band 252 of a floating gate material have a greater barrier height than that seen by electrons 253 tunneling from the conduction band 254.
- p-type poly there are negligible electrons in the conduction band 254.
- electron tunneling from low energy levels in high work function materials can be suppressed by a forbidden transition effect whereby there is no available site in the substrate silicon to tunnel to.
- the increase in barrier height seen by the tunneling electrons which is the root cause of improvement in charge loss also inhibits the desirable tunneling that occurs at high field during erase operations.
- the increased barrier height can cause the erase to become slow.
- increasing the voltage applied to the cell during erase can overcome the increase in barrier height. In the case of p-type polysilicon this can also be overcome by lowering the p-type doping to allow an inversion of the p-type poly into n-type poly during erase operations.
- FIG. 3a An example of a layout of a portion of a memory block comprising memory cells 200 is illustrated in Figure 3a. It is to be appreciated that the layout of Figure 3 is just one example of many possible different array configuration for memory devices 220. The layout of Figure 3 is advantageous for at least because it enables a high density placement of memory cells 200.
- Each block 300 comprises a plurality of flash cells layed out in a plurality of rows and columns. The rows are formed in the wordline direction while the columns are formed in bit line direction.
- Each flash cell comprises a lower floating gate 454 having a relatively high work function (i.e., higher than n+ polysilicon), and interlayer or interpoly dielectric (not shown), a control gate 452, and a source region 464 and a drain region 466.
- a common control gate 452, (or wordline) couples all flash cells of a row together while a common bit line, 330, couples all the drains 466 of a column of flash cells together as shown in Figure 3a.
- the bit lines are formed in a first level metallization and uses contacts 320 to couple the drains together.
- Each flash cell shares a source 464 with an adjacent flash cell in the column and shares a drain 466 with the other adjacent cell in the column.
- Shallow trench isolation regions 424 isolate a column of flash cells from an adjacent column of flash cells as shown in Figure 3a.
- a common source rail 432 which runs parallel to the wordline direction couples a row of shared source regions 464 together.
- the common source rail 332 is formed through the isolation regions by removing the portion 462 of the isolation region 424 between the shared source regions 464 prior to implanting ions for the formation of source regions 464 as shown in Figure 3c.
- the common source regions 464 in a row can be coupled together as shown in Figure 3d thereby requiring only a single contact 322 to be made for every two rows of flash cells (e.g., second and third rows). Since the source rail 332 is used to couple the shared source region 464 together, individual contacts are not necessary at the shared source regions enabling minimum spacing to be utilized between adjacent flash cells having a common source thereby increasing the density of the memory cells.
- the substrate 400 includes a monocrystalline silicon substrate 402 having a p-type epitaxial silicon film 404 with a dopant density of between 5x10 - 5x10 atoms/cm formed thereon.
- the starting substrate need not, however, be a silicon epitaxial film formed on a monocrystalline silicon substrate and can be other types of substrates.
- a substrate is defined as the starting material on which devices of the present invention are fabricated.
- first isolation regions are formed in substrate 400.
- the isolation region are preferably shallow trench isolations (STI) regions.
- An STI can be fabricated by thermally growing a pad oxide layer 406 of about 40 ⁇ A onto the surface of substrate 400 and then forming a silicon nitride layer 408 having the thickness of approximately 150 ⁇ A onto the pad oxide layer 406, as shown in Figure 4. ( Figures 4-20 are all taken along the wordline direction)
- a photoresist mask 410 is formed using well known masking, exposing, and developing techniques over nitride layer 408 to define locations 412 where isolation regions are desired. Isolation regions will be used to isolate a column of cells from an adjacent column of cells and for isolating the periphery active regions.
- well known etching techniques are used to remove silicon nitride layer 108 and pad oxide layer 406 from locations 412 where isolation regions are desired.
- Nitride layer 408 can be plasma etched using a chemistry comprising sulfur hexaflouride (SF 6 ) and helium (He) and pad
- oxide 406 can be plasma etched with carbon hexaflouride (C 2 F 6 ) and helium
- silicon substrate 406 is etched to form trenches 414 where isolation regions are desired.
- the silicon trench etching step of the present invention forms a trench 414 with tapered sidewall 416.
- Sidewalls 416 are tapered or sloped to help enable a low source resistance rail to be formed.
- Sidewalls 416 are formed with a slope of between 60° to 80° from horizontal (i.e., from the silicon substrate surface) and preferably at 65° from horizontal.
- Tapered sidewalls 416 can be formed by plasma etching with chlorine (Cl 2 ) and helium (He).
- trenches 414 are formed to a depth between 3000 to 4000 A into silicon substrate 400.
- thermal oxide 413 can be grown by heating substrate 400 to a temperature between 900-1000°C while exposing the substrate to an oxidizing ambient such as but not limited to 0 2 .
- the thermal oxide 413 is etched away using a wet etchant such as hydroflouric acid (HF).
- a second thermal oxide 418 having a thickness between 300-600A is grown on the silicon sidewalls of trench 414.
- thermal oxide 418 is grown with a two step oxidation process, at first oxidation occurring in a dry ambient, such as 0 2 , followed by a second oxidation occurring in a wet ambient (i.e., in an ambient including water (H20)).
- the oxide growth/etch/oxide growth process of the present invention rounds the silicon corners 419 of trench 414. It is to be appreciated that sharp trench corners can cause a weakness in the subsequently formed tunnel oxide at the corners. A weak tunnel oxide at the trench corners can cause cells in a single block to erase differently when tunneling electrons off the floating gate.
- Rounded corners 419 of trench 414 enable the reliable integration of shallow trench isolation (STI) regions with flash memory cells. Corner rounding also improves the performance of cmos devices in the periphery.
- STI shallow trench isolation
- an alternative method for rounding trench corners 419 one can first expose trench 414 to an HF dip to remove a portion of the pad oxide beneath the silicon nitride film and then grow oxide film 413 to round the corners. If desired trench oxide 413 can then be etched away followed by the formation of oxide 418.
- a trench fill material 420 such as silicon oxide, is blanket deposited by chemical vapor deposition (CVD) over silicon nitride layer 306 and thermal oxide layer 418 in trench 414.
- the dielectric fill material 420 is then polished back by chemical mechanical polishing until the top surface 422 of the isolation region is substantially planar with the top surface of silicon nitride layer 408 and all oxide removed from the top of the silicon nitride as shown in Figure 8.
- silicon nitride layer 408 and pad oxide layer 406 are removed with well known techniques to form a shallow, compact, and planar isolation region 424.
- n-type and p-type well implants are made.
- the peripheral circuitry utilizes CMOS circuitry (i.e. utilizes nMOS and pMOS transistors) and n-type implant is made as shown in Figure 10.
- a photoresist mask 426 is formed over the entire array portion of the integrated circuit and over those portions of the periphery which are to be fabricated into n-type devices.
- N-type dopants such as phospherous or arsenic,
- 12 2 can be ion implanted at dose between 3-8 xlO atom/cm and at an energy between 400 - 800 KeV to form n-type wells in substrate 400 to act as the channel regions for the pMOS devices in the periphery.
- photoresist mask 426 is removed with well known techniques, and a second photoresist mask (now shown) is formed over the periphery of substrate 400 to define the locations where p-well implants are to be made.
- the p-well implant forms p- wells 428 between shallow trench isolation regions 424.
- the pwell regions extend deeper into substrate 400 then STI regions 424.
- P-wells 428 can be formed by well known ion implantation techniques utilizing boron (B ) at an energy of between 300-500 KeV and a dose
- the p-well implant can be used to form p-wells in the periphery portion of integrated circuit to form channel regions for the nMOS devices in the peripheral.
- a p-well photoresist mask can be used to prevent doping of the pmos regions in the periphery.
- the p-well photoresist mask is removed and substrate 400 heated to drive the n-type and p-type wells to the desired depth.
- a sacrificial oxide layer 430 having a thickness of between 400-300A is grown over substrate 400 during the drive step.
- p-type dopants can be implanted into the array portion of the integrated circuit in order to optimize the electrical characteristics of the flash cell.
- the sacrificial oxide layer 430 is then stripped off by well known techniques, such as an HF dip, and a high quality tunnel oxide layer 132 having a thickness between 60-120A is grown over substrate 400 as shown in Figure 13.
- a high quality tunnel oxide can be formed by thermal oxidation of the silicon substrate by exposing silicon substrate 400 to an oxidizing ambient, such as 0 2 while heating substrate 400 to a temperature of between 750 - 950°C in either a furnace or a rapid thermal processor (RTP).
- a floating gate material 134 is blanket deposited over substrate 100 including isolation regions 124 as shown in Figure 14.
- the floating gate material layer is a layer which will be used to form the floating gates with the electrically erasable nonvolatile memory device of present invention.
- Floating gate material 134 is a film or a composite of films which has a work function greater than the work function of n+ polycrystalline silicon (approximately 4.1 electron volts). In an embodiment of the present invention the work function of the floating gate material 134 is greater than or equal to 4.6 electron volts and ideally greater than or equal to 5.1 electron volts.
- floating gate material 134 is p- type polycrystalline silicon which is doped to a concentration level between
- 18 19 floating gate material is polysilicon doped to a level between 5x10 - 5x10
- a suitable p-type polysilicon film can be formed by depositing a polysilicon film by for example chemical vapor deposition to a thickness between 1000-3000 A.
- the polycrystalline film can then be doped with p-type impurities (e.g., boron) during the deposition of the polysilicon film (i.e., insitu doping) or by ion implantation after the polysilicon film has been formed.
- p-type impurities e.g., boron
- An undoped polysilicon film can be suitably doped with boron atoms by implanting boron
- oxides such as potentially tunnel dielectric 432 are poor diffusion barriers to boron, care should be taken to anticipate additional doping of the channel region (p-well 428) of the device by subsequent out diffusion of p-type impurities from the p-type polycrystalline floating gate.
- floating gate material 434 is a metal having a work function greater than or equal to 4.6 electron volts and preferably greater than 5.1 electron volts. In one embodiment floating gate material 434 is cobalt, in another embodiment of the present invention floating gate material 434 is molybdenum, and in yet another embodiment of the present invention floating gate material 434 is tungsten. It is to be appreciated that, as set forth above, that many materials, metals, and /or suicides having a suitable work function can be used for use as floating gate material 434.
- a metal or suicide floating gate material 434 can be formed by any well known technique including sputter deposition and chemical vapor deposition.
- a photoresist mask 436 is formed over substrate 100 to initially define the locations where floating gate lines are to be formed from floating gate material layer 434.
- the floating gate material layer is etched with well known techniques in alignment with photoresist mask 436 to pattern the floating gate material layer 434 into a plurality of floating gate lines 438.
- the patterning of the floating gate material layer 434 defines a plurality parallel lines in the floating gate material layer that run into and out of the page of Figure 13. (i.e., lines 138 extend in the bit line direction).
- interpoly dielectric 440 is then blanket formed over and around the patterned floating gate lines 438 and over trench isolation regions 424.
- interpoly dielectric is a composite oxide comprising a lower thermally grown oxide film, a middle deposited silicon nitride film and a top deposited oxide film.
- Such an the interlayer dielectric is sometimes referred to as a ONO dielectric. It is to be appreciated however, that other well known interlayer dielectrics may be utilized.
- the ONO stack has a thickness between 150-250A.
- boron ions can be implanted into the periphery portion of the integrated circuit in order to adjust the threshold voltage of the nMOS devices, and arsenic and phosphorus can be implanted into pMOS devices to adjust their threshold voltages.
- a photoresist mask 442 is formed over substrate 400 and covers the array portion of the integrated circuit and exposes the periphery portion of the integrated circuit.
- the interlayer dielectric 440 is removed from the peripherial portion of the integrated.
- a gate dielectric layer 444 is grown on the silicon substrate 100 in the periphery of integrated circuit.
- a polysilicon layer 446 is blanket deposited over substrate 400.
- the polysilicon layer 446 is formed over the interlayer dielectric 440, over floating gate lines 438, and over interlayer dielectric 440 over the shallow trench isolation regions 424 in the array portion of integrated circuit and is formed over the gate oxide layer 444 in the peripherial portion of integrated circuit.
- polysilicon layer 446 is deposited to a thickness between 3000-5000A.
- Polysilicon film 446 can be formed by any well known techniques such as by chemical vapor deposition and can be insitu doped or subsequently doped by ion implantation if desired.
- polysilicon film 446 remains undoped at this time and is subsequently doped by the cell and cMOS source /drain implant.
- a polysilicon layer 446 is planarized by chemical mechanical polishing in order to form a planar top surface 448.
- polysilicon layer 446 is polished until approximately between 2000-2500A of polysilicon remains above interlayer dielectric 440.
- the planar surface 448 of polysilicon layer 446 enables improved lithography for the subsequent patterning or delineation of polysilicon layer 446. Polishing of polysilicon layer 446 is crucial for enabling good critical dimension (CD) control during subsequent patterning of polysilicon layer 446. Polishing of polysilicon layer 446 helps enable high density fabrication of flash cells.
- CD critical dimension
- a photoresist mask 450 is formed over substrate 400 and the exposed portions of polysilicon film 446, interlayer dielectric 440, and floating gate lines 438 are anisotropically etched in alignment with photoresist mask 450 in order to form a plurality of flash cells and control lines.
- Figure 21a is a cross-sectional view of substrate 400 taken along the word line direction while Figures 21b is a cross-sectional view taken along the bit line direction ( Figure 21a is perpendicular to the cross-section of Figure 21b).
- the masking and etching processes patterns second polysilicon layer 446 into a plurality of control gate lines 452, as shown in Figure 21b.
- Each of the control gate lines 452 extend in the word line direction and pass over each of the poly floating gates along a row in a word line direction as shown in Figure 21. Additionally, as shown in Figure 21 the masking and etching process also removes the exposed portion of floating gate lines 438 in order to define a plurality of discrete floating gates 454. That is, the masking and etching steps remove the portion of polysilicon lines 438 which are not covered by control gate lines 452 as shown in Figure 21b. Additionally, as shown in Figure 21b, the masking and etching steps form a plurality of floating gate 454 /dielectric 440 /poly452/ stacks 456.
- a cell stack in the column are separated on one side from the adjacent cell by the minimum spacing 458 which can achieved by the photolithography /etching technique used.
- the photolithography /etching technique can form lines having a 0.25 micron dimension then the cells which have a shared source will be separated by the minimum 0.25 micron dimension.
- adjacent stacks which share a common drain are separated by dimension 459 which are large enough to form a metal contact to the common drain regions.
- Polysilicon layer 446 can be anisotropically etched utilizing a plasma etch comprising the chemistry of HBr, chlorine (C12) and helium (He) and ONO dielectric 140 can be plasma etched using C 2 F 6 and 0 2 .
- floating gate material 434 is p-type polysilicon then it can be etched in the same manner as polysilicon layer 446, if floating gate material 434 is a metal than any suitable anisotropic etching technique for the metal such as plasma etching or reactive ion etching may be used.
- Figure 20a is a cross-sectional view through the cell source/ drain region taken along the bit line direction while Figure 20b is a cross-sectional view through a STI region (424) taken along the bit line direction.
- Mask 460 defines location where a source rail will be formed which connects a row of shared source regions.
- Mask 460 exposes portion 458 of substrate 400 between each of the flash cell pairs where the common source is to be formed.
- the mask also exposes the portion 462 of shallow trench isolation region located between the common source regions making up a row of common source regions see also Figure 3b.
- substrate 400 is exposed to an oxide etchant which is highly selective to silicon (i.e., exposed to an etchant which etches oxide but not silicon).
- An etchant having an at least 20:1 selectivity between oxide and silicon is preferred.
- the oxide etchant removes the portion of shallow trench isolation regions exposed by mask 462.
- the exposed shallow isolation region is etched until all of the exposed oxide is removed to expose the underlying portion of p-type epitaxial substrate (see also Figure 3c).
- Removing portions 462 of STI regions 424 forms a continuous row of silicon which will eventually form a continuous source rail for electrically coupling a row of shared source regions see also Figure 2c.
- n-type source/drain implants are made into the array.
- n-type dopants are implanted into substrate 400 on opposite sides of
- arsenic (As ) ions are blanket implanted into the array portion of substrate 400 at a dose of between 1.0
- the n-type source /drain implant use a 90° implant angle (i.e., ions are implanted perpendicular to the surface of substrate 400) as shown in Figure 23.
- the ion implantation step forms the shared source regions 464 and forms a shared drain region 466 between flash cells. In this way each flash cell shares a drain with an adjacent flash cell in the column and shares a source with the other adjacent flash cell in the column. Additionally, the source/drain implant also places dopants into substrate portion 463 were STI portion 462 was removed.
- the control gate 452 acts as the mask preventing the n-type dopants from doping the channel region of the flash cells.
- the source /drain implant step also dopes the second polysilicon layer in the array alleviating the need for a separate doping step to dope the floating gate layer.
- the relatively low energy source /drain implant forms shallow and abrupt source /drain regions.
- a mask 468 similar to mask 460 is formed over substrate 400.
- Mask 468 exposes the common source regions 464 and the doped silicon regions 463 between the common source region 464 where portion 462 of STI regions 424 were removed.
- second ion implantation of n-type dopens can be formed into the common source regions and into the doped silicon substrate regions 463 in order to increase the conductivity type of a source region and to increase the conductivity of the source rail to thereby reduce the resistivity of the rail and improve performance.
- the additional source implant can be carried out
- KeV KeV and at a dose of between 1-10x10 atoms/cm followed by a second doping
- the source implant implants ions perpendicular (90°) to the surface of the substrate.
- the source/drain implant and the source implant create a low resistance shared source regions 464 and a low resistance source rail in the substrate portion 463 connecting the shared source /drain regions 464.
- asymmetrical source and drain doping profiles are achieved for the flash cells.
- the drain regions have a relatively shallow and uniform doping profile, while the sources 464 have a relatively deep and graded profile.
- shared source regions 464 are doped to a higher concentration in order to help reduce the source rail resistance.
- the ion implantation steps create a source rail having a resistance of between 400-300 ohms /cell.
- Figure 3a is an over head view of the array portion of integrated circuit.
- Figure 3b is a cross-sectional view of Figure 3b taken in the wordline direction through the shared source regions after formation of mask 160 (in Figure 20) and prior to the etching of STI portion 462.
- the masking step shown in Figure 22 exposes the silicon substrate 458 where the shared source drain regions are to be regions formed and exposes the STI portion 462 located between silicon substrate 458.
- the highly selective oxide etch of Figure 22 removes those portions 462 of the STI regions between regions 458 in a row of the array to reveal substrate portions 463 beneath the removed portions 462.
- substrate area 450 is doped to form common source region 464.
- the doping of Figures 23 and 24 also doped the silicon portion 463 between shared source regions 464 shown in Figure 3d.
- each shared source region in a row is coupled by a doped substrate region 463 to the adjacent shared source region 464 as to form a source rail 332 for a row of cells.
- a single contact point 322 (which is eventually silicided) is used to electrically connect the source rail 332 to circuitry of the integrated circuit. Because sidewalls 416 of STI 424 where adequately sloped during the formation of trench 414, 90° angled implantation steps can be used to adequately dope the sidewalls of silicon region 463 without the use of an elaborate doping technique such as large angled implant.
- the source rail 332 is heavily doped silicon having an n-type doping
- the second polysilicon layer in the peripherial portion of integrated circuit can now be masked exposed and etched to pattern the second polysilicon layer into gates in the peripherial portion of the integrated circuit. This step can be formed prior to forming cell gates and cell source /drain regions.
- a thin thermal oxide 470 is grown over the top and over the sidewalls of the flash cells and over the exposed portions of a silicon substrate 400 (e.g., source/drain regions 464 and 466 and source rail portions 463).
- the thermal oxide passivates the sidewalls of the flash cells as well as thickens the oxide near the gate edges.
- a thin, approximately 20 ⁇ A, high temperature oxide 472 (HTO) is blanket deposit by CVD over the thermal oxide 470 as shown in Figure 22.
- the high temperature oxide acts as an etch stop for a subsequent silicon nitride spacer etch step.
- n-type tip regions in the periphery portion of the substrate can form n-type tip regions for the nMOS devices in the periphery.
- p-type tip implants for the periphery portion of the circuit can be made.
- a mask covers the array portion of the substrate so that no doping of the array portion occurs.
- a silicon nitride film 474 is blanket deposited over substrate 400 as shown in Figure 26 (taken along the bit line direction). Silicon nitride film 474 will be used to form spacers.
- the deposition thickness of the silicon nitride film 474 dictates the width of the subsequently formed spacers.
- Silicon nitride layer 474 is formed to a thickness at least half the distance 473 (see Figure 23) between flash cells having a shared source 464 so that the narrow source space 473 between cells having shared source is completely filled with silicon nitride 474 as shown in Figure 24.
- silicon nitride film 474 is deposited to a thickness of between 1200- 2500 A.
- silicon nitride film 474 is formed to a thickness of approximate 125 ⁇ A.
- Any well known technique which can be used to deposit a comformal silicon nitride layer such as chemical vapor deposition utilizing source gases comprising ammonia NH 3 and silane SiH 4 can be used to deposit silicon nitride film 474.
- silicon nitride film 474 is anisotropically etched to form a plurality of spacers 476 which run along sidewalls of each flash stack. Additionally, the anisotropic etch leaves a silicon nitride stud 478 in the narrow source gap between the cells sharing a source region. Silicon nitride stud 478 prevents contaminants from subsequent processing steps from adversely effecting the reliability and quality of the tunnel oxide and interpoly dielectric.
- Deposited oxide layer 472 acts as an etch stop for the anisotropic silicon nitride etch step.
- any anisotropic etching technique which preferentially etches silicon nitride as compared to silicon dioxide can be used, such as plasma etching utilizing the chemistry comprising sulfur hexaflouride (SF 6 ) and helium (He).
- the silicon nitride etch step also forms spacers 476 which run along laterally opposite sidewalls of patterned polysilicon layer 446 in the peripheral portion of the integrated circuit.
- an etch step is used to remove the oxide films 472 and 470 from the active regions not protected by the nitride spacers as well as from the top of the second polysilicon layer.
- a plasma etch using a chemistry comprising carbon hexaflouride (C 2 F 6 ) and helium can be used to remove oxide films 472 and 470.
- an n+source/drain implant mask can be formed which covers the entire array portion of integrated circuit and covers the pMOS portion of the periphery of the integrated circuit and then heavy n+source/drain implants made for the nMOS devices.
- a p+source/ drain implant mask can be formed over the array portion of integrated circuit and over those portion of the periphery used to form nMOS devices and then heavy p+source /drain implants made into the peripherial circuit.
- the array portion is masked in order to prevent the relatively deep implants made into the periphery from affecting the relatively shallow drain 466 and the graded source 464 formed in the array portion of integrated circuit.
- a metal film 480 is blanket deposited over substrate 400. Any metal film which can react with silicon to form a low resistance metal suicide when heated to a suitable temperature may be utilized. Prior to metal film deposition a short HF dip can be used to remove any native oxides.
- the metal film 480 is titanium deposited to a thickness between 200 - 50 ⁇ A. Any well known technique such as but not limited to sputtering, can be
- silicon atoms can be
- metal film 480 is heated to a temperature sufficient to cause metal film 480 to react with silicon to form a metal silicide.
- Metal silicide forms on those locations where silicon is available for reaction with the metal and is indirect contact with the metal.
- metal silicide 482 forms on the top of polysilicon control gates, on the drain regions 466, and on the source rail contact regions (not shown) as well as on the source /drain regions and on the gate of MOS devices in the periphery of integrated circuit and polysilicon interconnects.
- silicide 482 formed is low resistance titanium silicide (TixSiy) preferably in the C-54 phase. Any suitable heating or annealing process can be used to form metal silicide 482 including a furnace anneal or a rapid thermal anneal.
- unreacted metal is etched away with an etchant which selectively removes the unreactive metal but does not remove the formed metal silicide 482.
- a wet etchant comprising H 2 0 2 /NH 4 OH/H 2 0 can be utilized to selectively remove the titanium metal without etching the titanium silicide.
- Interlayer dielectric 484 can be any suitable dielectric such as silicon dioxide and can be a composite dielectric comprising a plurality of different deposited dielectrics.
- interlayer dielectric 484 is planarized by chemical mechanical polishing to form a planar top surface 486.
- ILD layer 484 should be deposited to a thickness sufficient to enable a sufficient amount of dielectric to be removed so that a sufficiently planar top surface 484 can be achieved while still leaving a sufficient amount of dielectric, for example between 3500-4500A of interdielectric, above the highest features (e.g., silicon flash cells) to sufficiently isolate the features from a subsequently formed metal line on planar surface 486.
- a sufficient amount of dielectric for example between 3500-4500A of interdielectric, above the highest features (e.g., silicon flash cells) to sufficiently isolate the features from a subsequently formed metal line on planar surface 486.
- electrical contacts 488 are formed through interlayer dielectric 484 as shown in Figure 32, (taken along the bit line direction).
- electrical contact 488 are formed to each of the shared drain regions, to each of the control gates, and to each source rail contact area, as well as to source /drain regions and gates of the pMOS and nMOS devices in the peripherial integrated circuit.
- all contacts 488 are made to low resistance silicide regions 482.
- Contacts 488 can be formed by any well known techniques.
- contacts 488 are formed by forming a photoresist mask over interlayer dielectric 484 which defines locations where contacts 488 are desired.
- a barrier layer such as but not limited to titanium /titanium nitride is blanket deposited over the interlayer dielectric and into the via openings.
- a tungsten film can be blanket deposited by chemical vapor deposition over the barrier layer and into the formed via openings. The tungsten film is formed to a thickness which completely fills the via openings.
- the tungsten film and the barrier layers can then be chemically mechanically polished back to remove the films from the top surface of interlayer dielectric thereby form Ti/TiN/W contacts 488.
- a first level of metallization such as aluminum is blanket deposited by any well known technique such as sputtering over the planar surface of ILD 484.
- Metal film 490 may or may not include barrier layer such as titanium and /or a capping layer such as titanium /titanium nitride if desired.
- the metal film is patterned using well known photolithography and etching techniques as shown in Figure 31.
- Patterned metal 1 can be used to form bit lines in the array portion which contact the shared drains through contact 488 as shown in Figure 33.
- the back end processing techniques illustrated in Figures 31, 32 and 33 can be continued to add as many levels of metallization as desired to interconnect the various devices and memory cells fabricated on substrate 400. After the last level of metallization is formed and patterned well known passivation films are formed in order to hermetically seal the integrated circuit. At this point the fabrication of a nonvolatile integrated circuit in accordance with the present invention is complete.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU69183/00A AU6918300A (en) | 1999-09-24 | 2000-08-17 | A nonvolatile memory device with a high work function floating-gate and method of fabrication |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US40555399A | 1999-09-24 | 1999-09-24 | |
US09/405,553 | 1999-09-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001024268A1 true WO2001024268A1 (fr) | 2001-04-05 |
Family
ID=23604164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/022784 WO2001024268A1 (fr) | 1999-09-24 | 2000-08-17 | Dispositif a memoire remanente avec grille flottante hautement fonctionnelle et son procede de fabrication |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU6918300A (fr) |
TW (1) | TW474013B (fr) |
WO (1) | WO2001024268A1 (fr) |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007047390A3 (fr) * | 2005-10-18 | 2007-06-14 | Sandisk Corp | Processus d'integration pour dispositifs flash a faible facteur de remplissage |
WO2009100054A1 (fr) * | 2008-02-08 | 2009-08-13 | Innovative Silicon Isi Sa | Circuit intégré ayant des cellules mémoires comprenant un matériau de grille ayant un travail d'extraction élevé, et son procédé de fabrication |
US8531878B2 (en) | 2011-05-17 | 2013-09-10 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8797800B1 (en) | 2013-04-02 | 2014-08-05 | Sandisk Technologies Inc. | Select gate materials having different work functions in non-volatile memory |
US8861247B2 (en) | 2009-04-27 | 2014-10-14 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8873283B2 (en) | 2005-09-07 | 2014-10-28 | Micron Technology, Inc. | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US8947965B2 (en) | 2009-07-27 | 2015-02-03 | Micron Technology Inc. | Techniques for providing a direct injection semiconductor memory device |
US8964479B2 (en) | 2010-03-04 | 2015-02-24 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8964473B2 (en) | 2013-04-02 | 2015-02-24 | Sandisk Technologies Inc. | Select gate materials having different work functions in non-volatile memory |
US8982633B2 (en) | 2009-05-22 | 2015-03-17 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US9019759B2 (en) | 2010-03-15 | 2015-04-28 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9019788B2 (en) | 2008-01-24 | 2015-04-28 | Micron Technology, Inc. | Techniques for accessing memory cells |
US9064730B2 (en) | 2009-03-04 | 2015-06-23 | Micron Technology, Inc. | Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device |
US9093311B2 (en) | 2009-03-31 | 2015-07-28 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9142264B2 (en) | 2010-05-06 | 2015-09-22 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US9240496B2 (en) | 2009-04-30 | 2016-01-19 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US9257155B2 (en) | 2007-05-30 | 2016-02-09 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US9276000B2 (en) | 2007-03-29 | 2016-03-01 | Micron Technology, Inc. | Manufacturing process for zero-capacitor random access memory circuits |
US9331083B2 (en) | 2009-07-10 | 2016-05-03 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9553186B2 (en) | 2008-09-25 | 2017-01-24 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US9559216B2 (en) | 2011-06-06 | 2017-01-31 | Micron Technology, Inc. | Semiconductor memory device and method for biasing same |
US9812179B2 (en) | 2009-11-24 | 2017-11-07 | Ovonyx Memory Technology, Llc | Techniques for reducing disturbance in a semiconductor memory device |
US10304837B2 (en) | 2007-11-29 | 2019-05-28 | Ovonyx Memory Technology, Llc | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1383981A (en) * | 1971-01-15 | 1974-02-12 | Intel Corp | Electrically alterable floating gate device and method for altering same |
DE4114166A1 (de) * | 1990-08-20 | 1992-02-27 | Samsung Electronics Co Ltd | Verfahren zur herstellung eines transistors, der die struktur eines gate-isolierschicht-halbleiters aufweist |
US5260593A (en) * | 1991-12-10 | 1993-11-09 | Micron Technology, Inc. | Semiconductor floating gate device having improved channel-floating gate interaction |
EP0649172A2 (fr) * | 1993-10-15 | 1995-04-19 | Sony Corporation | Dispositif de mémoire rémanente et méthode pour sa fabrication |
US5511020A (en) * | 1993-11-23 | 1996-04-23 | Monolithic System Technology, Inc. | Pseudo-nonvolatile memory incorporating data refresh operation |
JPH09129757A (ja) * | 1995-10-27 | 1997-05-16 | Nkk Corp | 不揮発性半導体メモリ装置およびその製造方法 |
WO1999017371A1 (fr) * | 1997-09-26 | 1999-04-08 | Thunderbird Technologies, Inc. | Transistors a effet de champ a grille metallique a seuil de fermi |
US5901084A (en) * | 1997-03-10 | 1999-05-04 | Mitsubishi Denki Kabushiki Kaisha | Nonvolatile semiconductor memory device having floating gate electrode |
-
2000
- 2000-08-17 AU AU69183/00A patent/AU6918300A/en not_active Abandoned
- 2000-08-17 WO PCT/US2000/022784 patent/WO2001024268A1/fr active Application Filing
- 2000-10-20 TW TW089119628A patent/TW474013B/zh active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1383981A (en) * | 1971-01-15 | 1974-02-12 | Intel Corp | Electrically alterable floating gate device and method for altering same |
DE4114166A1 (de) * | 1990-08-20 | 1992-02-27 | Samsung Electronics Co Ltd | Verfahren zur herstellung eines transistors, der die struktur eines gate-isolierschicht-halbleiters aufweist |
US5260593A (en) * | 1991-12-10 | 1993-11-09 | Micron Technology, Inc. | Semiconductor floating gate device having improved channel-floating gate interaction |
EP0649172A2 (fr) * | 1993-10-15 | 1995-04-19 | Sony Corporation | Dispositif de mémoire rémanente et méthode pour sa fabrication |
US5511020A (en) * | 1993-11-23 | 1996-04-23 | Monolithic System Technology, Inc. | Pseudo-nonvolatile memory incorporating data refresh operation |
JPH09129757A (ja) * | 1995-10-27 | 1997-05-16 | Nkk Corp | 不揮発性半導体メモリ装置およびその製造方法 |
US5901084A (en) * | 1997-03-10 | 1999-05-04 | Mitsubishi Denki Kabushiki Kaisha | Nonvolatile semiconductor memory device having floating gate electrode |
WO1999017371A1 (fr) * | 1997-09-26 | 1999-04-08 | Thunderbird Technologies, Inc. | Transistors a effet de champ a grille metallique a seuil de fermi |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 09 30 September 1997 (1997-09-30) * |
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11031069B2 (en) | 2005-09-07 | 2021-06-08 | Ovonyx Memory Technology, Llc | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US8873283B2 (en) | 2005-09-07 | 2014-10-28 | Micron Technology, Inc. | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US10418091B2 (en) | 2005-09-07 | 2019-09-17 | Ovonyx Memory Technology, Llc | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
WO2007047390A3 (fr) * | 2005-10-18 | 2007-06-14 | Sandisk Corp | Processus d'integration pour dispositifs flash a faible facteur de remplissage |
EP2320455A1 (fr) * | 2005-10-18 | 2011-05-11 | Sandisk Corporation | Méthode de planarisation pour la fabrication de dispositifs de mémoire flash |
US9276000B2 (en) | 2007-03-29 | 2016-03-01 | Micron Technology, Inc. | Manufacturing process for zero-capacitor random access memory circuits |
US9257155B2 (en) | 2007-05-30 | 2016-02-09 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US11081486B2 (en) | 2007-11-29 | 2021-08-03 | Ovonyx Memory Technology, Llc | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US10304837B2 (en) | 2007-11-29 | 2019-05-28 | Ovonyx Memory Technology, Llc | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US9019788B2 (en) | 2008-01-24 | 2015-04-28 | Micron Technology, Inc. | Techniques for accessing memory cells |
WO2009100054A1 (fr) * | 2008-02-08 | 2009-08-13 | Innovative Silicon Isi Sa | Circuit intégré ayant des cellules mémoires comprenant un matériau de grille ayant un travail d'extraction élevé, et son procédé de fabrication |
US9553186B2 (en) | 2008-09-25 | 2017-01-24 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US9064730B2 (en) | 2009-03-04 | 2015-06-23 | Micron Technology, Inc. | Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device |
US9093311B2 (en) | 2009-03-31 | 2015-07-28 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9425190B2 (en) | 2009-04-27 | 2016-08-23 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8861247B2 (en) | 2009-04-27 | 2014-10-14 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US9240496B2 (en) | 2009-04-30 | 2016-01-19 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US8982633B2 (en) | 2009-05-22 | 2015-03-17 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US9331083B2 (en) | 2009-07-10 | 2016-05-03 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8947965B2 (en) | 2009-07-27 | 2015-02-03 | Micron Technology Inc. | Techniques for providing a direct injection semiconductor memory device |
US9679612B2 (en) | 2009-07-27 | 2017-06-13 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US9076543B2 (en) | 2009-07-27 | 2015-07-07 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8964461B2 (en) | 2009-07-27 | 2015-02-24 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US9812179B2 (en) | 2009-11-24 | 2017-11-07 | Ovonyx Memory Technology, Llc | Techniques for reducing disturbance in a semiconductor memory device |
US8964479B2 (en) | 2010-03-04 | 2015-02-24 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US9524971B2 (en) | 2010-03-15 | 2016-12-20 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9019759B2 (en) | 2010-03-15 | 2015-04-28 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9142264B2 (en) | 2010-05-06 | 2015-09-22 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US9263133B2 (en) | 2011-05-17 | 2016-02-16 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8531878B2 (en) | 2011-05-17 | 2013-09-10 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9559216B2 (en) | 2011-06-06 | 2017-01-31 | Micron Technology, Inc. | Semiconductor memory device and method for biasing same |
US8964473B2 (en) | 2013-04-02 | 2015-02-24 | Sandisk Technologies Inc. | Select gate materials having different work functions in non-volatile memory |
US9123425B2 (en) | 2013-04-02 | 2015-09-01 | Sandisk Technologies Inc. | Adjusting control gate overdrive of select gate transistors during programming of non-volatile memory |
US8797800B1 (en) | 2013-04-02 | 2014-08-05 | Sandisk Technologies Inc. | Select gate materials having different work functions in non-volatile memory |
Also Published As
Publication number | Publication date |
---|---|
AU6918300A (en) | 2001-04-30 |
TW474013B (en) | 2002-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1240664B1 (fr) | Matrice de cellules de mémoire non-volatiles et son procédé de fabrication | |
US6265292B1 (en) | Method of fabrication of a novel flash integrated circuit | |
WO2001024268A1 (fr) | Dispositif a memoire remanente avec grille flottante hautement fonctionnelle et son procede de fabrication | |
US10229922B2 (en) | Methods of forming memory devices with isolation structures | |
US7514323B2 (en) | Vertical SOI trench SONOS cell | |
US7923326B2 (en) | Memory device and method for manufacturing the same | |
US7338860B2 (en) | Methods of forming non-volatile memory device having floating gate | |
US20050148173A1 (en) | Non-volatile memory array having vertical transistors and manufacturing method thereof | |
US7560757B2 (en) | Semiconductor device with a structure suitable for miniaturization | |
US20020149081A1 (en) | Semiconductor device and method of fabricating the same | |
WO2002015278A2 (fr) | Dispositif a semi-conducteurs multigrille avec courant de canal vertical et son procede de fabrication | |
US20080227254A1 (en) | Electronic device including channel regions lying at different elevations and processes of forming the same | |
US6784039B2 (en) | Method to form self-aligned split gate flash with L-shaped wordline spacers | |
US7847333B2 (en) | Structured, electrically-formed floating gate for flash memories | |
US6255167B1 (en) | Method of forming high density buried bit line flash EEPROM memory cell with a shallow trench floating gate | |
US8536011B2 (en) | Junction leakage suppression in memory devices | |
US6802322B2 (en) | Method of fabricating a stringerless flash memory | |
US20070069275A1 (en) | Bi-directional read/program non-volatile floating gate memory array, and method of formation | |
US6878986B2 (en) | Embedded flash memory cell having improved programming and erasing efficiency | |
KR20080037229A (ko) | 세 가지 상태를 갖는 비휘발성 메모리 및 그 제조방법 | |
US20080283921A1 (en) | Dual-gate nmos devices with antimony source-drain regions and methods for manufacturing thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |