WO2001011684A1 - Esd-schutzstruktur - Google Patents
Esd-schutzstruktur Download PDFInfo
- Publication number
- WO2001011684A1 WO2001011684A1 PCT/DE2000/002599 DE0002599W WO0111684A1 WO 2001011684 A1 WO2001011684 A1 WO 2001011684A1 DE 0002599 W DE0002599 W DE 0002599W WO 0111684 A1 WO0111684 A1 WO 0111684A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gate electrode
- structure according
- esd
- mask
- trigger diode
- Prior art date
Links
- 230000001681 protective effect Effects 0.000 title claims abstract description 37
- 230000015556 catabolic process Effects 0.000 claims description 19
- 239000004065 semiconductor Substances 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 9
- 229920002120 photoresistant polymer Polymers 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229920005591 polysilicon Polymers 0.000 claims description 3
- 239000002019 doping agent Substances 0.000 claims 3
- 238000005468 ion implantation Methods 0.000 claims 1
- 238000001459 lithography Methods 0.000 claims 1
- 238000005516 engineering process Methods 0.000 description 5
- 230000003071 parasitic effect Effects 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 238000002513 implantation Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 235000009508 confectionery Nutrition 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000004922 lacquer Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
Definitions
- the E rfindung relates to an ESD protection structure for an integrated circuit according to the preamble of claim. 1
- a generic ESD protective structure is m "Design and Layout of a High ESD Performance NPN Structure for Submicron BiCMOS / Bipolar Circuits", J. Chen, X. Zhang, A. erasekera and T. Vrotsos, Proceedmgs of the IEEE IRPS (1996) , Pp. 227 ff.
- Circuits integrated in a chip contain protective structures to protect the inputs or outputs (I / O ports) against electrostatic overvoltages and the resulting electrostatic discharge (ESD).
- ESD protection structures are arranged between the input pad of the integrated circuit and the input or output connections to be protected and ensure that when a parasitic overvoltage is coupled in, the ESD protection structure switches through and the parasitic overvoltage pulse is derived. In extreme cases, such overvoltage pulses can lead to the destruction of the integrated circuit.
- FIG. 1 shows an integrated circuit 1 which is connected to a connection pad 3 via a connecting line 2.
- the ESD protection structure 4 is arranged between the connection pad 3 and the integrated circuit 1.
- the ESD protective structure 4 m in FIG. 1 consists of a protective transistor 5, the load path of which is connected between the connecting line 2 and a connection 6 which is supplied with a reference potential VSS.
- a series circuit consisting of a trigger diode 7 and a resistor 8 is connected in parallel with the load path of the protective transistor 5.
- the center tap 9 of this Se ⁇ enscnies is with the control connection of
- Protection transistor 5 connected. If the voltage applied to the connection pad 3 exceeds the breakdown voltage of the trigger diode 7, the control terminal of the protective transistor 6 is controlled via the potential at the center tap 9 in such a way that the protective transistor 5 and thus the protective structure 4 are switched on.
- the trigger diode may have the lowest possible leakage current when switched off.
- n + / p + zener diode is therefore often used as the trigger diode.
- a trigger diode very low breakdown voltages can be achieved, but a very high leakage current is undesirably generated.
- trigger diodes have low doped p + components and / or n + units and thus have lower leakage currents, very high breakdown voltage values.
- Lateral trigger diodes are therefore often used, which are generated by adjusting the p + regions relative to the corresponding n + regions, which are arranged at a short distance from one another.
- the breakdown voltage can be set in a simple manner exclusively by means of layout measures.
- undesirable or unacceptable fluctuations in the breakdown voltage generally occur.
- the present invention is therefore based on the object of providing an ESD protective structure of the type mentioned at the beginning, the trigger diode of which has the lowest possible breakdown voltage with a simultaneously low leakage current. Furthermore, the breakdown voltage of this trigger diode should be adjustable as defined as possible and should not be subject to excessive fluctuations.
- the inventive ESD protective structure has a self-aligned, lateral p + / n + diode as a trigger diode.
- This lateral trigger diode is nearly independent of CANDIES Justiergenau ⁇ .
- the n + and p + units are implanted on opposite sides of a gate electrode.
- the edges of the lacquer asks of the respective process diffusions are placed on this gate electrode in such a way that they always lie on the gate electrode within the limits of the adjustment possibilities.
- the distance between the n + unit and the p + unit is given only by the gate electrode length or width, which are very easy to control. This procedure is only limited by the fact that the minimum gate electrode length must not be less than twice the maximum adjustment inaccuracy in order to meet the above-mentioned conditions.
- the value of the breakdown voltage can be exactly determined or reproduced using the ESD protection structure according to the invention or the layout method according to the invention for producing the trigger diode of this ESD protection structure.
- Gate electrode is used to a certain extent as a "spacer" between the p + regions and n + regions of the trigger diode. This trigger diode thus produced then serves as a trigger element for the ESD protective structure.
- a switching transistor which can be bipolar or CMOS technology, is typically used as the switching element for the ESD protective structure. It would of course also be conceivable for the protective element to be designed as a Thy ⁇ -disturbance.
- the breakdown voltage of the trigger diode can also be influenced additionally by means of a suitable gate electrode circuit.
- Figure 1 shows a known ESD protection structure for an integrated circuit
- Figure 2 is a schematic representation of the inventive method for producing a self-adjusting
- FIG. 3 is a schematic representation of the implementation of an ESD protection structure, which is designed as a thyristor with self-adjusting trigger diode.
- FIG. 2 shows a schematic illustration of the method according to the invention for producing a self-adjusting trigger diode for an ESD protective structure according to the invention
- a section of a semiconductor body is designated by 10 em.
- the semiconductor body 10 consists of doped silicon substrate.
- a gate electrode 12 is arranged on the surface 11.
- the gate electrode 12 is typically rectangular or in the form of a conductor track. It would of course also be conceivable for the gate electrode 12 to be circular, hexagonal, etc.
- the gate electrode 12 is typically designed as a polysilicon gate electrode. It would of course also be conceivable for the gate electrode 12 to be formed, for example, from metal or metal silicide electrodes UJ L0)> t- 1 P 1
- the second photoresist mask 14b is then detached again from the surface 11 of the semiconductor body 10 by a suitable etching process.
- zones 16, 17 can be specifically adjusted via the implantation dose, the depth of zones 16, 17 via the implantation energy.
- the p-doping atoms do not get into the semiconductor body 10, but remain stuck in the corresponding photoresist of the photoresist masks 14a, 14b or the polysilicon of the gate electrode 12. It is only necessary to ensure that the thicknesses of the gate electrode 12 and the photoresist mask 14 are chosen to be sufficiently thick.
- a trigger diode is produced (see sub-figure 2c), which has a heavily n-doped cathode zone 17 and a heavily p-doped anode zone 16. These two zones 16, 17 have been manufactured with respect to the edges of the gate electrode 12. The two zones 16, 17 are thus spaced apart, the distance L of these two zones 16, 17 essentially corresponding to the corresponding length of the gate electrode 12. The gate electrode 12 thus corresponds to a certain extent to a "spacer" between the anode zone 16 and the cathode zone 17. This trigger diode can then be used as a trigger element for the ESD protective structure.
- the precisely definable distance L ensures an exactly adjustable breakdown voltage of the trigger diode and thus the ESD protection structure.
- FIG. 3 shows a partial section of a schematic representation of the implementation of an ESD protective structure according to the invention, consisting of a thyristor 5a, which is controlled by a trigger diode 3.
- An n-doped well 20 is arranged in the p-doped substrate of the semiconductor body 10.
- a first p + -doped zone 21 is embedded in the tub on the surface 11 of the semiconductor body 10.
- an n + -doped cathode zone 17 and a first n + -doped zone 22 are in this way
- n + -doped zone 23 and a second p + -doped zone 24 are embedded in the semiconductor body 10.
- a channel zone 25 which can be controlled via a channel control electrode.
- the zones 23, 24 are each connected to the terminal 6 and thus to the reference potential VSS.
- the zones 17, 21 are each connected to the connection pad 3.
- the zones 17, 20, 21, 22, 23, 24 form the thyristor 5a of the ESD protection structure.
- the anode zone 16, which is connected to the gate electrode, and the cathode zone 17 form the trigger diode, which drives the thyristor.
- this trigger diode 7 controls the control transistor of the thyristor 5a in such a way that the space charge zone at the pn junction of the control transistor connected in diode circuit exists together and the control transistor switches through.
- the base connection of the switching transistor of the thyristor 5a is driven in such a way that it is also turned on when the drive current is sufficiently high. This results in a current path from the connection pad 3 via the cathode zone 17, the tub 21, the zone 22, the channel 25 to zone 23 and thus to terminal 6.
- the interference signal is thus derived from terminal 6 and thus the reference potential VSS and thus does not reach the integrated circuit 1.
- the ESD protection structure according to the invention is particularly suitable in a complex integrated circuit, such as. B. a microcontroller, a semiconductor memory or a logic component.
- the integrated circuit and the associated ESD protective structure are preferably implemented in a bipolar manner or are produced using smart power technology. However, it is also particularly advantageous if the integrated circuit and the ESD protective structure are produced using CMOS technology.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00958220A EP1198838A1 (de) | 1999-08-04 | 2000-08-03 | Esd-schutzstruktur |
US10/066,877 US6713841B2 (en) | 1999-08-04 | 2002-02-04 | ESD guard structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19936636.5 | 1999-08-04 | ||
DE19936636A DE19936636A1 (de) | 1999-08-04 | 1999-08-04 | Schutzstruktur für eine integrierte Halbleiterschaltung zum Schutz vor elektrostatischer Entladung |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/066,877 Continuation US6713841B2 (en) | 1999-08-04 | 2002-02-04 | ESD guard structure |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001011684A1 true WO2001011684A1 (de) | 2001-02-15 |
Family
ID=7917113
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE2000/002599 WO2001011684A1 (de) | 1999-08-04 | 2000-08-03 | Esd-schutzstruktur |
Country Status (4)
Country | Link |
---|---|
US (1) | US6713841B2 (de) |
EP (1) | EP1198838A1 (de) |
DE (1) | DE19936636A1 (de) |
WO (1) | WO2001011684A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1399968B1 (de) * | 2001-03-09 | 2012-11-28 | Infineon Technologies AG | Thyristorstruktur und überspannungsschutzanordnung mit einer solchen thyristorstruktur |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004007655B8 (de) * | 2004-02-17 | 2013-10-10 | Infineon Technologies Ag | Halbleiterschaltungen mit ESD-Schutzvorrichtung mit einer mit einem Substrat- oder Guard-Ring-Kontakt kontaktierten ESD-Schutzschaltung |
US7042028B1 (en) * | 2005-03-14 | 2006-05-09 | System General Corp. | Electrostatic discharge device |
US7838924B2 (en) * | 2008-04-23 | 2010-11-23 | Texas Instruments Incorporated | MOS device with substrate potential elevation |
CN102412268B (zh) * | 2011-12-06 | 2013-08-07 | 绍兴旭昌科技企业有限公司 | 平面型单向触发二极管芯片及其制造方法 |
CN102437199B (zh) * | 2011-12-06 | 2013-09-04 | 绍兴旭昌科技企业有限公司 | 台面型单向负阻二极管芯片及其制造方法 |
US9379179B2 (en) * | 2013-11-14 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ultra high voltage electrostatic discharge protection device with current gain |
CN107918680A (zh) * | 2016-10-08 | 2018-04-17 | 深圳指瑞威科技有限公司 | 一种基于指纹传感器的esd防护结构及其建模方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4115709A (en) * | 1974-07-16 | 1978-09-19 | Nippon Electric Co., Ltd. | Gate controlled diode protection for drain of IGFET |
US4408245A (en) * | 1981-12-28 | 1983-10-04 | Rca Corporation | Protection and anti-floating network for insulated-gate field-effect circuitry |
US4516223A (en) * | 1981-08-03 | 1985-05-07 | Texas Instruments Incorporated | High density bipolar ROM having a lateral PN diode as a matrix element and method of fabrication |
US5159518A (en) * | 1990-01-17 | 1992-10-27 | Vlsi Technology, Inc. | Input protection circuit for CMOS devices |
US5751041A (en) * | 1995-10-23 | 1998-05-12 | Denso Corporataion | Semiconductor integrated circuit device |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4980746A (en) * | 1988-04-29 | 1990-12-25 | Dallas Semiconductor Corporation | Integrated circuit with improved battery protection |
US5173755A (en) * | 1989-05-12 | 1992-12-22 | Western Digital Corporation | Capacitively induced electrostatic discharge protection circuit |
US5343053A (en) * | 1993-05-21 | 1994-08-30 | David Sarnoff Research Center Inc. | SCR electrostatic discharge protection for integrated circuits |
US5473169A (en) * | 1995-03-17 | 1995-12-05 | United Microelectronics Corp. | Complementary-SCR electrostatic discharge protection circuit |
US5814865A (en) * | 1996-10-31 | 1998-09-29 | Texas Instruments Incorporated | Bimodal ESD protection for DRAM power supplies and SCRs for DRAMs and logic circuits |
KR100240872B1 (ko) * | 1997-02-17 | 2000-01-15 | 윤종용 | 정전기 방전 보호 회로 및 그것을 구비하는 집적 회로 |
US5872379A (en) * | 1997-07-10 | 1999-02-16 | Taiwan Semiconductor Manufacturing Co. Ltd. | Low voltage turn-on SCR for ESD protection |
US5898205A (en) * | 1997-07-11 | 1999-04-27 | Taiwan Semiconductor Manufacturing Co. Ltd. | Enhanced ESD protection circuitry |
TW457701B (en) * | 1998-05-13 | 2001-10-01 | Winbond Electronics Corp | Silicon controlled rectifier circuit with high trigger current |
KR100307554B1 (ko) * | 1998-06-30 | 2001-11-15 | 박종섭 | Esd 소자를 구비하는 반도체장치 |
US6448123B1 (en) * | 2001-02-20 | 2002-09-10 | Taiwan Semiconductor Manufacturing Company | Low capacitance ESD protection device |
-
1999
- 1999-08-04 DE DE19936636A patent/DE19936636A1/de not_active Withdrawn
-
2000
- 2000-08-03 EP EP00958220A patent/EP1198838A1/de not_active Ceased
- 2000-08-03 WO PCT/DE2000/002599 patent/WO2001011684A1/de not_active Application Discontinuation
-
2002
- 2002-02-04 US US10/066,877 patent/US6713841B2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4115709A (en) * | 1974-07-16 | 1978-09-19 | Nippon Electric Co., Ltd. | Gate controlled diode protection for drain of IGFET |
US4516223A (en) * | 1981-08-03 | 1985-05-07 | Texas Instruments Incorporated | High density bipolar ROM having a lateral PN diode as a matrix element and method of fabrication |
US4408245A (en) * | 1981-12-28 | 1983-10-04 | Rca Corporation | Protection and anti-floating network for insulated-gate field-effect circuitry |
US5159518A (en) * | 1990-01-17 | 1992-10-27 | Vlsi Technology, Inc. | Input protection circuit for CMOS devices |
US5751041A (en) * | 1995-10-23 | 1998-05-12 | Denso Corporataion | Semiconductor integrated circuit device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1399968B1 (de) * | 2001-03-09 | 2012-11-28 | Infineon Technologies AG | Thyristorstruktur und überspannungsschutzanordnung mit einer solchen thyristorstruktur |
Also Published As
Publication number | Publication date |
---|---|
DE19936636A1 (de) | 2001-02-15 |
US20020096722A1 (en) | 2002-07-25 |
US6713841B2 (en) | 2004-03-30 |
EP1198838A1 (de) | 2002-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2707744C2 (de) | ||
DE102005022763B4 (de) | Elektronische Schaltkreis-Anordnung und Verfahren zum Herstellen eines elektronischen Schaltkreises | |
DE19821092B4 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
EP1019964A1 (de) | Integrierte halbleiterschaltung mit schutzstruktur zum schutz vor elektrostatischer entladung | |
EP1025590B1 (de) | Esd-schutzvorrichtung für integrierte schaltungen | |
EP0905780A2 (de) | Integrierte Halbleiterschaltung mit Schutzstruktur zum Schutz vor elektrostatischer Entladung | |
EP0401410B1 (de) | Schaltungsanordnung zum Schutz elektronischer Schaltungen vor Überspannung | |
EP0217065B1 (de) | Integrierte Schaltung in komplementärer Schaltungstechnik mit einem Substratvorspannungs-Generator | |
DE4334513C1 (de) | CMOS-Schaltung mit erhöhter Spannungsfestigkeit | |
DE19740125C2 (de) | Schaltung zum Entladungsschutz integrierter Schaltkreise mit einem steuerbaren Siliziumgleichrichter und einem MOS-Transistor als Schutzelemente | |
DE10216015A1 (de) | Überspannungsschutzschaltung | |
WO2001011684A1 (de) | Esd-schutzstruktur | |
DE3422132C1 (de) | Schutzschaltungsanordnung | |
EP0869559A2 (de) | Power diode | |
EP0355501B1 (de) | Bipolartransistor als Schutzelement für integrierte Schaltungen | |
DE10148794B4 (de) | Verfahren zum Herstellen eines MOS-Transistors und MOS-Transistor | |
EP1128442B1 (de) | Laterale Thyristorstruktur zum Schutz vor elektrostatischer Entladung | |
EP1127377B1 (de) | Esd-schutztransistor | |
DE102008047850B4 (de) | Halbleiterkörper mit einer Schutzstruktur und Verfahren zum Herstellen derselben | |
EP1146560B1 (de) | ESD-Latch-up-Schutzschaltung für eine integrierte Schaltung | |
EP1259989B1 (de) | Monolithisch integriertes halbleiterbauelement | |
EP1297574A1 (de) | Schutzvorrichtung gegen elektrostatische entladungen | |
DE10022367C2 (de) | ESD-Schutzstruktur und Verfahren zur Herstellung | |
DE3102916A1 (de) | Thyristor | |
DE102004007972B3 (de) | Halbleiterstruktur zum Schutz von integrierten Schaltungen vor ESD-Pulsen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2000958220 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10066877 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2000958220 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWR | Wipo information: refused in national office |
Ref document number: 2000958220 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000958220 Country of ref document: EP |