RADIO RECEIVER
FIELD OF THE INVENTION
This invention relates to a radio receiver, and in particular to a radio receiver which demodulates a received signal into in-phase and quadrature baseband components . BACKGROUND OF THE INVENTION
Radio receivers are known which detect in-phase and quadrature (I and Q) components of a received signal at baseband, that is, at or close to zero frequency.
Such receivers provide good performance, and have the further advantage that they can be made relatively cheaply. This makes them suitable for use in hand-held devices such as cellular telephones .
However, a problem with such receivers is that the detected signals include a DC-offset component, which can cause problems in processing the detected signals.
One way of overcoming this problem is to assume that, without the DC-offset, the received signals would have zero mean. The mean value of the actual signals can then be calculated using an appropriate averaging algorithm, and any difference from zero can be assumed to be the result of the DC-offset. This can then be subtracted from the received signals to compensate for the DC-offset. US Patent No. 5,422,889 describes a receiver operating on this general principle.
In US Patent No. 5,241,702, it is proposed to differentiate the received signals to filter out any DC offset and then, after amplification, to integrate the signals. This integration essentially reverses the earlier differentiation, but sets the DC value to an arbitrary level. The DC-offset level is then estimated, and subtracted from the restored signal.
The solution proposed in US Patent No. 5,422,889 has the disadvantages that it needs to be locked to the TDMA structure, and needs to store information relating to each user. A further difficulty with the solution proposed in
US Patent No. 5,422,889 is the design of an appropriate algorithm to calculate the average value of the signal. If the average is calculated on the basis of a small number of samples then, statistically, it will be relatively unreliable. On the other hand, if the average is calculated on the basis of a large number of samples then the algorithm will be relatively slow, and the compensator will react only slowly to real changes in the size of the DC-offset. SUMMARY OF THE INVENTION
The present invention proceeds from the realization that the number of samples required, in order to obtain an acceptably reliable estimate of the average value of the signal, is a function of the signal amplitude. Specifically, when calculating the average value of a signal, the actual signal component acts as a noise signal superimposed on the average level. Thus, since these actual signal levels are of course higher in the case of larger signals, larger signals require a larger number of samples to be taken in order to obtain an acceptable estimate of the average value of the signal.
In a TDMA system, a receiver typically receives signals from different sources during different time slots. These signals typically have different amplitudes .
The present invention therefore provides a receiver which detects when small signals are being received, and calculates the average value of the
signal only during those time periods. In some cases, it is advantageous to use measurements made on noise signals in empty timeslots or between timeslots .
As examples, the receiver may convert received signals to a first intermediate frequency, and subsequently downconverts to baseband I- and Q- components, or it may be a direct conversion receiver. In the former case, the DC-offset value will usually change only slowly, but, in the latter case, the DC- offset value may change more quickly, from one burst to another. BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a block schematic diagram of a receiver in accordance with the invention. Figure 2 is a block schematic diagram illustrating the operation of the receiver of Figure 1. DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
Figure 1 shows a radio receiver, which is of a type which is generally known. For example, a receiver of this type may be found in a hand-held portable communications device such as a mobile phone, or in a base station of a mobile communications system.
The receiver includes an antenna 2 for receiving RF signals, an amplifier 4 for amplifying the received signals, and a band-pass filter 6 for removing signals at frequencies remote from the expected signal frequency. Filtered signals are downconverted to a first intermediate frequency in a first mixer 8, which receives a first local oscillator signal from an oscillator 10. The signals at the first intermediate frequency are further amplified in an amplifier 12, and filtered in a band-pass filter 14.
A second local oscillator 16 supplies a second local oscillator signal, at a frequency equal to the
first intermediate frequency, to a second mixer 18. It further supplies the second local oscillator signal to a 90° phase shifter 20, and then to a third mixer 22. As is well known, the second mixer 18 then acts to output an I-channel or in-phase component of the signal, at a carrier frequency of zero, that is, at baseband. Similarly, the third mixer acts to output a Q-channel or quadrature component of the signal, again at a carrier frequency of zero, that is, at baseband. The in-phase component is amplified in an amplifier 23, filtered in a low-pass filter 24 to remove any spurious signals, and passed to an analog- digital converter 26 to form digital samples thereof. Similarly, the quadrature component is amplified in an amplifier 30, filtered in a low-pass filter 32 to remove any spurious signals, and passed to an analog- digital converter 34 to form digital samples thereof.
The digital samples from the analog-digital converters 26, 34 are supplied to a digital signal processor 36 for further processing.
Thus, the receiver of Figure 1 downconverts the received signal to baseband in two stages, with a first mixer 8 downconverting to a first intermediate frequency and a pair of second mixers 18, 22 downconverting to a second intermediate frequency at baseband. However, the invention is equally applicable to a direct conversion receiver, in which a received signal is downconverted to an intermediate frequency at baseband in a single mixer stage. A disadvantage of the type of circuit shown in
Figure 1 is that the mixers 18, 22, the amplifiers 23, 30, and the analog-digital converters 26, 34 at baseband add a DC-offset component to the received signals . A DC-value could also occur as a result of
mixing in the mixer or amplifiers of interferers or harmonics, for example if the intercept point is too low or the interfering signals too large. Obviously, any such offset component must be removed to ensure accurate demodulation of the received signals .
Figure 2 shows in a schematic form the processing of the digital samples from one of the channels, which is preferably carried out in the DSP 36 to remove the DC-offset components. It will be apparent to the person skilled in the art that the necessary processing can be carried out either in hardware or in software. For example, logical gates or (less conveniently) analog hardware can be used, or the algorithm can be implemented in software for a microprocessor or DSP. In each channel, a signal x(n) is made up of a large number of digital samples . The signal is supplied to an adder 50, where a compensation value is added to remove the DC-offset described earlier. The compensated signal y(n) is output for further processing. The compensation can be carried out in real time, or can be used to process a block of sampled data signals.
The calculation of the compensation will now be described in more detail. When the gate 52 is closed the output signal y(n) is supplied to an integrator 54 which forms the sum of the received samples . The average of the summed samples is formed in a block 56, using an algorithm controlled by a controller 58. For example, the controller 58 controls the number of samples used in calculating the average. Thus, the block 56 sums the samples, and counts the number of samples, and forms an average value by dividing the number of samples into the sum of the samples when the count reaches a
predetermined number. The controller 58 then resets the integrator 54, and resets the counted number of samples, when the count has reached the predetermined number. The average value generated by the block 56 thus represents the error in the existing compensation value. This is then used in a feedback loop 60, which includes an attenuator 62. The attenuator can be regarded as an amplifier, which has a gain constant k, which must have a value less than 1 to ensure that the feedback loop is stable. The output from the attenuator 62 is supplied to one input of an adder 64. The second input of the adder 64 receives the existing compensation value, so that the adder 64 supplies as its output a new compensation value, which is the difference between the existing compensation value and the attenuated error value, and which is stored in a block 66 under the control of the controller 58. This new compensation value is also supplied to the second input of the adder 50, where it is used to compensate for the DC-offset value in the input signal x(n) , as described earlier.
As discussed above, the calculation can settle more quickly to a stable value (for a given value of the gain constant k) , if the signal level is low. The circuit of the present invention therefore includes an amplitude detector 68, which controls the gate 52 such that, in general terms, only samples which are below a threshold value are allowed to pass to the integrator 54.
Preferably, the amplitude detector 68 compares the amplitude of each sample with a first threshold value, and controls the gate 52 to select samples for averaging only when a predefined number of successive
samples have amplitudes below the first threshold value. The first threshold value is preferably set at a lower level than that at which the noise, on average, is too large to allow reliable calculation of an average value within a reasonable number of samples. Thereafter, the amplitude detector 68 compares the amplitude of each sample with a second threshold value, which is preferably 10-20dB above the first threshold, and controls the gate 52 to stop selecting samples for averaging as soon as one sample has an amplitude above the second threshold value.
The offset calculation described above is carried out on one series of samples, that is, samples of in- phase (I) or quadrature (Q) components, and determines the offset in that series of components. Preferably, the receiver will calculate the DC-offset components of the I- and Q- components separately.
However, the amplitude detector 68, which determines whether a sample is to be selected for averaging, may be common to these two offset calculations. Thus, the amplitude detector may do more than look at the amplitude of each individual I- or Q- component sample. It may look at a measure of the signal amplitude, formed for example from the sum of the amplitudes of corresponding I- and Q- samples, or from the square root of the sum of the squares of the amplitudes of corresponding I- and Q- samples. Based on the comparison of this measure of the signal amplitude with the thresholds described above, a determination may be made as to whether to select both the I- and Q- components for averaging.
The compensation value which is applied is therefore obtained more reliably, by calculating the assumed DC-offset from an average value derived from
relatively weak signals . In the unlikely event that a receiver is receiving only strong signals in all TDMA timeslots, an existing compensation value will not be updated. However, this will have little effect on the receiver performance, because the presence of the DC- offset has little damaging effect on such strong signals.
The receiver of the present invention therefore allows accurate compensation for introduced DC-offset values .